

# eMCP Specification

64GB eMMC  
+ 4GB LPDDR4X

**Document Title**

eMCP

64GB eMMC Flash / 4GB LPDDR4X

**Revision History**

Rev No.	History	Draft Date	Remark
0.1	Initial Version	Aug 2020	Preliminary
0.2	- Updated Part Number	Sep 2020	Preliminary

## FEATURES

### [ eMCP ]

- Operation Temperature
  - (-25)°C ~ 85°C
- Package
  - 254-ball FBGA
  - Lead & Halogen Free

### [ eMMC ]


- **eMMC5.1 compatible**  
(Backward compatible to eMMC4.5&eMMC5.0)
- **Bus mode**
  - Data bus width : 1bit(default), 4bits, 8bits
  - Data transfer rate: up to 400MB/s (HS400)
  - MMC I/F Clock frequency : 0~200MHz
  - MMC I/F Boot frequency : 0~52MHz
- **Operating Voltage Range**
  - V<sub>CC</sub> (NAND) : 2.7V - 3.6V
  - V<sub>CCQ</sub> (Controller) : 1.7V - 1.95V
- **Temperature**
  - Operation (-25°C ~ +85°C)
  - Storage without operation (-40°C ~ +85°C)
- **Others**
  - This product is compliance with the RoHS directive
- **Supported Features**
  - HS400, HS200
  - HPI, BKOPS, BKOP operation control
  - Packed CMD, CMD queuing
  - Cache, Cache barrier, Cache flushing report
  - Partitioning, RPMB, RPMB throughput improve
  - Discard, Trim, Erase, Sanitize
  - Write protect, Secure write protection
  - Lock/Unlock
  - PON, Sleep/Awake
  - Reliable Write
  - Boot feature, Boot partition
  - HW/SW Reset
  - Field Firmware Update
  - Configurable driver strength
  - Health(Smart) report
  - Production state awareness
  - Secure removal type
  - Data Strobe pin, Enhanced data strobe

### [ LPDDR4X ]


- VDD1 = 1.8V (1.7V to 1.95V)
- VDD2 = 1.1V (1.06V to 1.17V)
- VDDQ = 0.6V (0.57V to 0.65V)
- Programmable CA ODT and DQ ODT with VSSQ termination
- VOH compensated output driver
- Single data rate command and address entry
- Double data rate architecture for data Bus;
  - two data accesses per clock cycle
- Differential clock inputs (CK<sub>t</sub>, CK<sub>c</sub>)
- Bi-directional differential data strobe (DQS<sub>t</sub>, DQS<sub>c</sub>)
- DMI pin support for write data masking and DBI<sub>dc</sub> functionality
- Programmable RL (Read Latency) and WL (Write Latency)
- Burst length: 16 (default), 32 and On-the-fly
  - On the fly mode is enabled by MRS
- Auto refresh and self refresh supported
- All bank auto refresh and directed per bank auto refresh supported
- Auto TCSR (Temperature Compensated Self Refresh)
- PASR (Partial Array Self Refresh) by Bank Mask and Segment Mask
- Background ZQ Calibration

## Functional Block Diagram

**eMMC Block Diagram**



**DRAM Block Diagram**





## ORDERING INFORMATION

Part Number	Memory Combination	Operation Voltage	Density	Speed	Package
H9AG9G5ANBX100	eMMC LPDDR4X	3.3V 1.8V/1.1V/0.6V	64GB (x8) 4GB (x16)	52Mhz LPD4 4266	254Ball FBGA (Lead & Halogen Free)

**H9AG9G5ANBX100**  
1 2 3 4 5 6 7 8 9 10 11 12 13 14

### 1-3) Product Mode & Type

H9A	LPDDR4 eMCP
-----	-------------

### 4-7) Product Density

G9G5	64GB32G
------	---------

### 8) Generation

A	2nd
---	-----

### 9) Speed

N	DDR 4266/CL32 52MHz
---	---------------------

### 10) Interface Version

B	MMC 5.0
---	---------


### 11) Reserved

X	Reserved
---	----------

### 12-14) Serial Number

100	PKG Option
-----	------------

## Ball ASSIGNMENT



*Top View*

*254ball MCP*

## eMMC Pin Description


SYMBOL	DESCRIPTION	Type
CLK	Clock	Input
CMD	Command	Input/Output
DAT0~DAT7	Data Input/Output	Input/Output
DS	Data Strobe	Output
VCC	Core Power Supply	Power
VCCQ	I/O Power Supply	Power
VSS	Ground	Ground
VDDI	By pass	Power
VSF	Vendor Specific Function	Supply
RST	Reset signal	Input

## DRAM Pin Description


Symbol	Type	Description
CK_t_A, CK_c_A CK_t_B, CK_c_B	Input	<b>Clock</b> : CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.
CKE_A CKE_B	Input	<b>Clock Enable</b> : CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal.
CS_A CS_B	Input	<b>Chip Select</b> : CS is part of the command code. Each channel (A & B) has its own CS signal.
CA[5:0]_A, CA[5:0]_B	Input	<b>Command / Address Inputs</b> : Provide the Command and Address inputs according to the Command Truth Table. Each channel (A&B) has its own CA signals.
ODT_CA_A ODT_CA_B	Input	<b>CA ODT Control</b> : The ODT_CA pin is ignored by LPDDR4x devices. ODT-CS /CA/CK function is fully controlled through MR11 and MR22. The ODT_CA pin shall be connected to either VDD2 or VSS
DQ[15:0]_A, DQ[15:0]_B	I/O	<b>Data Input / Output</b> : Bi-direction data bus.
DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B	I/O	<b>Read Strobe</b> : DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and is center aligned with Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.
DMI[1:0]_A, DMI[1:0]_B	I/O	<b>Data Mask Inversion</b> : DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ	Reference	<b>Calibration Reference</b> : Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a 240-Ω ± 1% resistor.
VDD1, VDD2, VDDQ	Supply	<b>Power Supplies</b> : Isolated on the die for improved noise immunity.
VSS	GND	<b>Ground Reference</b> : Power supply ground reference.
RESET_n	Input	<b>RESET</b> : When asserted LOW, the RESET pin resets both channels of the die.

## PACKAGE INFORMATION


254 Ball 0.5mm pitch 11.5mm x 13.0mm FBGA [t = 1.1mm max]



TOP VIEW



BOTTOM VIEW



FRONT VIEW

# eMMC5.1 1znm

## (16GB~64GB)

## 1. Introduction

### 1.1. General Description

SK Hynix eMMC is compatible with JEDEC standard eMMC5.1 specifications.

eMMC has the built-in intelligent controller which manages interface protocols, wear leveling, bad block management, garbage collection, and ECC.

eMMC protects the data contents from the host sudden power off failure.

### 1.2. Key Features

- **eMMC5.1 compatible**  
(Backward compatible to eMMC4.5&eMMC5.0)
- **Bus mode**
  - Data bus width : 1bit(default), 4bits, 8bits
  - Data transfer rate: up to 400MB/s (HS400)
  - MMC I/F Clock frequency : 0~200MHz
  - MMC I/F Boot frequency : 0~52MHz
- **Operating Voltage Range**
  - $V_{CC}$  (NAND) : 2.7V - 3.6V
  - $V_{CCQ}$  (Controller) : 1.7V - 1.95V
- **Temperature**
  - Operation (-25°C ~ +85°C)
  - Storage without operation (-40°C ~ +85°C)
- **Others**
  - This product is compliance with the RoHS directive
- **Supported Features**
  - HS400, HS200
  - HPI, BKOPS, BKOP operation control
  - Packed CMD, CMD queuing
  - Cache, Cache barrier, Cache flushing report
  - Partitioning, RPMB, RPMB throughput improve
  - Discard, Trim, Erase, Sanitize
  - Write protect, Secure write protection
  - Lock/Unlock
  - PON, Sleep/Awake
  - Reliable Write
  - Boot feature, Boot partition
  - HW/SW Reset
  - Field Firmware Update
  - Configurable driver strength
  - Health(Smart) report
  - Production state awareness
  - Secure removal type
  - Data Strobe pin, Enhanced data strobe

## 2. eMMC Characteristics

### 2.1. Performance

Density	Sequential Write (MB/s)	Sequential Read (MB/s)
16GB (SDP)	45	250
32GB (DDP)	90	280
64GB (QDP)	170	280

- Tool : Device level
- eMMC I/F speed : HS400
- Seq. chunk size : 512KB
- Adapted feature : Cache on
- Not 100% tested

#### 2.1.1. Low Power Mode (Idle)

Density	Room Temperature (25℃)		Hot Temperature (85℃)	
	I <sub>cc</sub>	I <sub>ccq</sub>	I <sub>cc</sub>	I <sub>ccq</sub>
16GB (SDP)	Typ. 30uA	Typ. 120uA	Max. 50uA	Max. 500uA
32GB (DDP)	Typ. 60uA		Max. 100uA	
64GB (QDP)	Typ. 120uA		Max. 200uA	

- In Standby Power mode, CTRL V<sub>ccq</sub> & NAND V<sub>cc</sub> power supply is switched on
- No data transaction period before entering sleep status
- Not 100% tested.

#### 2.1.2. Low Power Mode (CMD5 Sleep)

Density	Room Temperature (25℃)		Hot Temperature (85℃)	
	I <sub>cc</sub>	I <sub>ccq</sub>	I <sub>cc</sub>	I <sub>ccq</sub>
16GB (SDP)	0	Typ. 120uA	0	Max. 500uA
32GB (DDP)				
64GB (QDP)				

- In Sleep state, triggered by CMD5, NAND V<sub>cc</sub> power supply is switched off (CTRL V<sub>ccq</sub> on)
- Temperature : 25℃
- Not 100% tested.



### 3. eMMC New features (eMMC5.0 and eMMC5.1)

#### 3.1. eMMC5.0 New features

##### 3.1.1. HS400 mode

eMMC supports HS400 signaling to achieve a bus speed of 400MB/s via a 200MHz DDR clock frequency. HS400 mode supports only 8-bit bus width and the 1.8V  $V_{CCQ}$ . Due to the speed, the host may need to have an adjustable sampling point to reliably receive the incoming data (Read Data and CRC Response) with DS pin. eMMC supports up to 5 Driver Strength.

**Table 1 - I/O Driver strength types**

Driver type values	Support	Nominal Impedance	Approximated driving capability compared to Type_0	Remark
0	Mandatory	50 $\Omega$	x 1	Default Driver Type. Supports up to 200MHz operation.
1	Optional	33 $\Omega$	x 1.5	Supports up to 200MHz operation.
2		66 $\Omega$	x 0.75	The weakest driver that supports up to 200MHz operation.
3		100 $\Omega$	x 0.5	For low noise and low EMI systems. Maximal operating frequency is decided by host design.
4		40 $\Omega$	x 1.2	

Selecting **HS\_Timing** depends on Host I/F speed, default is 0, but all of value can be selected by host.

**Table 2 - HS\_Timing values**

Value	Timing	Supportability for eMMC
0x00	Selecting backward compatibility interface timing	Support
0x01	High speed	Support
0x02	HS200	Support
0x03	HS400	Support

### 3.1.1.1. Bus timing specification in HS400 mode

#### ■HS400 Device input timing

The CMD input timing for HS400 mode is the same as CMD input timing for HS200 mode.




Figure 1 - HS400 Device input timing

Table 3 - HS400 Device input timing

Parameter	Symbol	Min	Max	Unit	Remark
Data Strobe					
Cycle time data transfer mode	$t_{PERIOD}$	5			200MHz(Max), between rising edges with respect to $V_T$
Slew rate	SR	1.125		V/ns	With respect to $V_{IH}/V_{IL}$
Duty cycle distortion	$t_{CKD CD}$	0.0	0.3	ns	Allowable deviation from an ideal 50% duty cycle. With respect to $V_T$ . Includes jitter, phase noise
Minimum pulse width	$t_{CKMPW}$	2.2		ns	With respect to $V_T$
Input DAT (referenced to CLK)					
Input set-up time	$t_{ISUddr}$	0.4		ns	$C_{DEVICE} \leq 6pF$ With respect to $V_{IH}/V_{IL}$
Input hold time	$t_{IHddr}$	0.4		ns	$C_{DEVICE} \leq 6pF$ With respect to $V_{IH}/V_{IL}$
Slew rate	SR	1.125		V/ns	With respect to $V_{IH}/V_{IL}$

## ■HS400 Device output timing

Data strobe is for reading data in HS400 mode. Data strobe is toggled only during data read or CRC status response.




Figure 2 - HS400 Device output timing

Table 4 - HS400 Device output timing

Parameter	Symbol	Min	Max	Unit	Remark
Data Strobe					
Cycle time data transfer mode	$t_{\text{PERIOD}}$	5			200MHz(Max), between rising edges with respect to $V_T$
Slew rate	SR	1.125		V/ns	With respect to $V_{OH}/V_{OL}$ and HS400 reference load
Duty cycle distortion	$t_{\text{DSDCD}}$	0.0	0.2	ns	Allowable deviation from the input CLK duty cycle distortion( $t_{\text{CKDCD}}$ ) With respect to $V_T$ Includes jitter, phase noise
Minimum pulse width	$t_{\text{DSMPW}}$	2.0		ns	With respect to $V_T$
Read pre-amble	$t_{\text{RPRE}}$	0.4	5 (One Clock Cycle)	$t_{\text{PERIOD}}$	Max value is specified by manufacturer. value up to infinite is valid.
Read post-amble	$t_{\text{RPST}}$	0.4	2.5 (Half Clock Cycle)	$t_{\text{PERIOD}}$	Max value is specified by manufacturer. value up to infinite is valid.
Output DAT (referenced to Data strobe)					
Output skew	$t_{\text{RQ}}$		0.4	ns	With respect to $V_{OH}/V_{OL}$ and HS400 reference load
Output hold skew	$t_{\text{RQH}}$		0.4	ns	With respect to $V_{OH}/V_{OL}$ and HS400 reference load
Slew rate	SR	1.125		V/ns	With respect to $V_{OH}/V_{OL}$ and HS400 reference load


**Table 5 - HS400 Device input timing\***

Parameter	Symbol	Min	Type	Max	Unit	Remark
Pull-up resistance for CMD	$R_{CMD}$	4.7		100	Kohm	
Pull-up resistance for DAT0-7	$R_{DAT}$	10		100	Kohm	
Pull-down resistance for Data strobe	$R_{DS}$	10		100	Kohm	
Internal pull up resistance DAT1-DAT7	$R_{int}$	10		150	Kohm	
Bus signal line capacitance	$C_L$			13	pF	
Single Device capacitance	$C_{Device}$			6	pF	

\* For connection guide, see Table 20.

## ■Data Strobe for HS400

Data strobe is Return Clock signal used in HS400 mode. This signal is generated by the device and used for data output and CRC status response output in HS400 mode. The frequency of this signal follows the frequency of CLK. For data output each cycle of this signal directs two bits transfer(2x) on the data - one bit for positive edge and the other bit for negative edge. For CRC status response output, the CRC status is latched on the positive edge only, and don't care on the negative edge. Data strobe signal is toggled only for Data out and CRC response (Align CMD response as well as CRC response to the DS in eMMC5.1)



**Figure 3 - HS400 Host and Device block diagram**

### 3.1.1.2. HS400 Mode selection

Following JEDEC standard for eMMC5.0, changing bus mode directly from HS200 to HS400 is not allowed. It has a rule for changing bus width from SDR mode to DDR mode that HS\_TIMING must be set to "0x01"(HS mode : 52MHz) before setting BUS\_WIDTH for DDR operation. We recommend the HS400 bus mode selection sequence as following.

(eMMC5.1 has basically same flow, but 'enhanced strobe feature' is added. Please refer to 4.2.6 Enhanced strobe)




Figure 4 - HS400 Bus mode selection sequence

## ■ EXT\_CSD register for Data strobe

### • Enhanced Strobe field in BUS\_WIDTH [183]

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Enhanced Strobe	Reserved			Bus Mode Selection			

BIT[7] : 0: Strobe is provided only during data out and CTC response [Default]

1: Strobe is provided during data out, CRC response and CMD response

The support of STROBE\_ENHANCED mode is optional for devices. STROBE\_SUPPORT[184] register of EXT\_CSD indicates whether a device supports that mode.

### 3.1.2. Field firmware update (FFU)

To download a new firmware, the eMMC requires instruction sequence following JEDEC standard.

SK hynix eMMC only supports Manual mode (MODE\_OPERATION\_CODES is not supported). For more details, see as the following chart and register table given below.




Figure 5 - FFU flow chart

#### 3.1.2.1. Field F/W update flow - CMD sequence

Operation	CMD	Remark
Set bus width (1bit or 4bit)		Bus width should be 1bit or 4bit
Set block length 512B	CMD16, arg : 0x00000200	
Enter FFU mode	CMD6, arg : 0x031E0100	
Send FW to device(Download)	CMD25, arg : 0xFFFFAFF0	Sending CMD25 is followed by sending FW data
CMD12 : Stop	CMD12, arg : 0x00000000	
CMD6 : Exit FFU mode	CMD6, arg : 0x031E0000	
CMD0/HW Reset/Power cycle		
Re-Init to trans state	CMD0, CMD1 ...	
Check if FFU is succeeded	CMD8, arg : 0x00000000	Check EXT_CSD[26] : FFU_SUCCESS If FFU_SUCCESS is 0, FFU is succeeded, otherwise FFU is failed.



### 3.1.2.2. EXT\_CSD Register for FFU

#### ■SUPPORTED\_MODE[493] (Read Only)

BIT[0] : '0' FFU is not supported by the device. '1' FFU is supported by the device.

BIT[1] : '0' Vendor specific mode (VSM) is not supported by the device. '1' Vendor specific mode is supported by the device.

Bit	Field	Supportability
Bit[7:2]	Reserved	
Bit[1]	VSM	Not support
Bit[0]	FFU	Supported

#### ■FFU\_FEATURE[492] (Read Only)

BIT[0] : '0' Device does not support MODE\_OPERATION\_CODES field (Manual mode)

'1' Device supports MODE\_OPERATION\_CODES field (Auto mode)

Bit	Field	Supportability
Bit[7:1]	Reserved	
Bit[0]	SUPPORTED_MODE_OPERATION_CODES	Not support

#### ■FF\_ARG[490-487] (Read Only)

Using this field the device reports to the host which value the host should set as an argument for read and write commands is FFU mode.

#### ■FF\_CONFIG[169] (R/W)

BIT[0] : Update disable

0x0 : FW updates enabled. / 0x01 : FW update disabled permanently

Bit	Field	Supportability
Bit[7:1]	Reserved	
Bit[0]	Update disable	FW updates enabled (0x0)

## ■FFU\_STATUS[26] (R/W/E\_P)

Using this field the device reports to the host the state of FFU process.

Value	Description
0x13 ~ 0xFF	Reserved
0x12	Error in downloading Firmware
0x11	Firmware install error
0x10	General error
0x01 ~ 0x0F	Reserved
0x00	Success

## ■OPERATION\_CODES\_TIMEOUT[491](Read Only)

Maximum timeout for the SWITCH command when setting a value to the MODE\_OPERATION\_CODES field

The register is set to '0', because the eMMC doesn't support MODE\_OPERATION\_CODES.

Value	Description	Timeout value
0x01 ~ 0x17	MODE_OPERATION_CODES_TIMEOUT = 100us x 2 <sup>OPERATION_CODES_TIMEOUT</sup>	0 (Not defined)
0x18 ~ 0xFF	Reserved	

## ■MODE\_OPERATION\_CODES[29] (W/E\_P)

The host sets the operation to be performed at the selected modes, in case MODE\_CONFIGS is set to FFU\_MODE, MODE\_OPERATION\_CODES could have the following values :

Bit	Description
0x01	FFU_INSTALL
0x02	FFU_ABOUT
0x00, others	Reserved

### 3.1.3. Health Report

Using this feature is for monitoring device status and preventing the error and failure in advance.  
Host can check device information with EXT\_CSD as the register table given below.

**Table 6 - Using EXT\_CSD for health report (Read only)**

Field	CSD slice	Description
VENDOR_PROPRIETARY_HEALTH_REPORT	[301:270]	Reserved for vendor proprietary health report. (NONE)
DEVICE_LIFE_TIME_EST_TYPE_A/B	[269:268]	Current average P/E cycle of memory of Type A(SLC) / Type B(MLC) relative to its maximum estimated capability
PRE_EOL_INFO	[267]	Consumed reserved blocks to notify before reaching the EOL (End of life) status
OPTIMAL_TRIM/WRITE_READ_SIZE	[266:264]	Minimum optimal (for the device) Erase / Write / Read unit size for the different partitions
DEVICE_VERSION	[263:262]	Device version
FIRMWARE_VERSION	[261:254]	Device FW version

### 3.1.4. Sleep Notification

Host may use to a power off notification when it intends to turn-off  $V_{CC}$  After moving the device to sleep state. Some features are added to clarify the spec for entering sleep mode when power off notification is enabled.

#### ■ Add the SLEEP\_NOTIFICATION on the interruptible Command List

CMD	Description	Is interruptible
CMD6	SWITCH, Byte POWER_OFF_NOTIFICATION, Value POWER_OFF_LONG or SLEEP_NOTIFICATION	Yes

#### ■ SLEEP\_NOTIFICATION\_TIME[216](Read Only)

Maximum timeout for the SWITCH command when notifying the device that it is about to move to sleep state by writing SLEEP\_NOTIFICATION to POWER\_OFF\_NOTIFICATION[34]byte. (unit : 10us)

Value	Description	Timeout value
0x01 ~ 0x17	Sleep Notification Timeout = 10us x 2 <sup>SLEEP_NOTIFICATION_TIME</sup>	0x0E(163.84ms)
0x18 ~ 0xFF	Reserved	

#### ■ POWER\_OFF\_NOTIFICATION[34]

Add 0x04h for the SLEEP\_NOTIFICATION as a valid value

Value	Field	Description
:	:	:
0x03	POWER_OFF_LONG	Host is going to power off the device. The device shall respond within POWER_OFF_LONG_TIME
0x04	SLEEP_NOTIFICATION	Host is going to put device in sleep mode. The device shall respond within SLEEP_NOTIFICATION_TIME

### 3.1.5. Secure Removal type

This feature is used for how information is removed from the physical memory during a purge operation.

#### ■ Secure Removal Type[16]

Among four options for secure removal type, eMMC supports 0x3, 0x1 and 0x0 (0x2 option is not supported)

eMMC recommends using a vendor defined removal type(type 3). If host want to erase the device physically using removal type0.

Secure erase & Secure trim time is longer than using removal type3

BIT	Description of Secure Removal Type	Description		Supportability
BIT[5:4]	Configure Secure Removal Type (R/W)	0x3	Information removed using a vendor defined	-
		0x2	Information removed by an overwriting the addressed locations with a character, its complement, then a random character	-
		0x1	Information removed by an overwriting the addressed locations with a character followed by an erase	-
		0x0	Information removed by an erase of the physical memory	-
BIT[3:0]	Supported Secure Removal Type (R)	BIT[3]	Information removed using a vendor defined	Supported
		BIT[2]	Information removed by an overwriting the addressed locations with a character, its complement, then a random character	Not supported
		BIT[1]	Information removed by an overwriting the addressed locations with a character followed by an erase	Supported (but, same operating to type 0)
		BIT[0]	Information removed by an erase of the physical memory	Supported

## 3.2. eMMC5.1 New features

### 3.2.1. Command queuing

eMMC manages an internal task queue to which the host can queue data transfer tasks to efficient operate.

#### 3.2.1.1. CMD list for Command queuing

Index	Abbreviation	Argument	Remark
CMD44	Queued_Task_parameter	[31] Reliable Write Request [30] Data Direction (Read=1, Write=0) [29] Tag Request [28:25] context ID [24] Forced Programming [23] Priority ( simple =0, high=1) [20:16] Task ID(31~0) [15:0] # of BLK	Encodes parameter which are necessary for queuing the task and executing the transfer
CMD45	Queued_Task_Address	[31:0] Block address for the transaction	The host instructs the device to queue a data transfer task
CMD46	Execute_Read_Task	[20:16] Task ID of the requested task which is must marked as "ready for execution" in the Queue Status Register	In order to execute a data read task (CMD46) or write task(CMD47) which is already queued
CMD47	Execute_Write_Task		
CMD48	CMDQ_TASK_MGMT	[31:21] reserved [20:16]: TaskID [15:4]: reserved [3:0] TM op-code	Device shall discard a specific task or entire queue (all tasks in the queue) [20:16] when TM op-code = 2h these bits represent TaskID. When TM op-code=1h these bits are reserved.

Index	Abbreviation	Argument	Remark
CMD13	SEND_STATUS	[31:16] RCA [15] <b>SQS</b> [14] Stuff bits [0] HPI	In case SQS bit = 1: indicate that this is CMD13 of CMD Queue. In response device shall send the QSR. In this case HPI bit muse be set to '0'.

### 3.2.1.2. EXT\_CSD Register for Command queuing

#### ■ CMDQ\_SUPPORT[308](Read only)

This field indicates whether command queuing is supported by the device.

BIT[0]: 0: Command queuing is not supported

1: Command queuing is supported

Bit	Field	Supportability
Bit[7:1]	Reserved	-
Bit[0]	CMDQ Support	Supported (0x1)

#### ■ CMDQ\_DEPTH[307](Read only)

This field is used to calculate the depth of the queue supported by the device. The maximum depth allowed by the standard is 32. The range of allowed Task IDs is 0 through N.

BIT[4:0]: N, a parameter used to calculate the Queue Depth of task queue in the device.

Queue Depth = N+1.

Bit	Field	CMD queue depth value
Bit[7:5]	Reserved	-
Bit[4:0]	N	N=31 (0x1F)

#### ■ CMDQ\_MODE\_EN[15](R/W)

This field is used by the host enable command queuing mechanism if supported by the device.

BIT[0]: 0: Command queuing is disabled. Host should clear the queue empty using CMD48 prior disabling the queue.

1: Command queuing is enabled

Bit	Field	Supportability
Bit[7:1]	Reserved	-
Bit[0]	CMDQ enable	-

To maintain backward compatibility with hosts, which do not support command queuing, when the command queuing is disabled other functionality of the device is as if the device does not support command queuing.

### 3.2.1.3. New register for Command queuing

#### ■ QSR (Queue Status Register)

The 32bit QSR carries the state of tasks in the queue at a specific point in time.

The host has read access to this register through device response to SEND\_STATUS command(CMD13 with bit[15]="1"), R1's argument will be the QSR.

Every bit in the QSR represents the task who's ID corresponds to the bit index.

If bit QSR[i]='0', the queued task with a Task ID i is not ready for execution.

The task may be queued and pending, or the Task ID is unused.

If bit QSR[i]='1', the queued task with Task ID i is ready for execution.




### 3.2.1.4. Command queuing Flows

**For enter the CMD Queuing Mode,**  
CMD\_Q\_EN(bit[0] of EXT\_CSD[15]) is set to '1'




Initially Queue Task is empty, and then HOST issue  
a **Queuing a Transaction (CMD44+CMD45)**



**Checking the Queue Status (SEND\_STATUS : CMD13)**  
HOST set the SQS bit = 1, for read the QSR.  
The device responds with an R1 with the QSR in its argument.



**Execution of a Queued Task (CMD46/ CMD47)**



**For end the CMD Queuing Mode,**  
HOST should clear the Queue Task to be empty, using  
CMD48 before disabling the Queue.

## 3.2.2. Cache Barrier

There are cases where the host is not interested in flushing the data right away, however it would like to keep an order between different cached data.

The flushing can be delayed by the device to some later idle time. Barrier commands avoid the long delay by flush commands.

- Arrival sequence



- Flush sequence



### 3.2.2.1. EXT\_CSD Register for Cache Barrier

#### ■ BARRIER\_SUPPORT[488](Read only)

This field indicates whether the device supports the barrier command.

BIT[7:0]: 0: Barrier command is not supported

1: Barrier command is supported

Bit	Field	Supportability
Bit[7:0]	BARRIER_SUPPORT	Supported (0x1)

#### ■ FLUSH\_CACHE[32](W/E\_P)

A barrier command is issued by setting BARRIER bit. All data cached before the barrier shall be flushed to the non-volatile memory before any request after the barrier command.

Data in the cache shall be flushed to the non-volatile storage by setting the FLUSH bit.

BIT[1]: 0: Reset value

1: Set barrier

BIT[0]: 0: Reset value

1: Triggers the flush

Bit	Field	Supportability
Bit[7:2]	Reserved	-
Bit[1]	BARRIER	-
Bit[0]	FLUSH	-

## ■BARRIER\_CTRL[31](R/W)

This field is used by the host enable barrier command mechanism if supported by the device.

BIT[0]: 0: Barrier feature is OFF

1: Barrier feature is ON

Bit	Field	Supportability
Bit[7:1]	Reserved	-
Bit[0]	BARRIER_EN	-

### 3.2.2.2. Cache barrier Flows

1. Support Barrier command
  - The device exposes its barrier support capability via the BARRIER\_SUPPORT (EXT\_CSD byte [486])
2. Enable Barrier command
  - The host shall set bit 0 of BARRIER\_EN (EXT\_CSD byte [31])
3. Cache on
4. Send data
5. Set Barrier
  - The host shall set both BARRIER bit and FLUSH bit of the FLUSH\_CACHE (EXT\_CSD byte [32])

### 3.2.3. Cache Flushing Report

For devices which flush cached data in an in-order manner, cache barrier commands are redundant and impose a needless overhead to the device and host.

#### 3.2.3.1. EXT\_CSD Register for Cache Flushing Report

##### ■ CACHE\_FLUSH\_POLICY[240](Read only)

BIT[0]: 0: Device flushing policy is not provided by the device.

1: Device is using a FIFO policy for cache flushing

Bit	Field	Supportability
Bit[7:1]	Reserved	-
Bit[0]	FIFO	Supported (0x01)

### 3.2.4. BKOP Control

This feature allows the host to indicate to the device if it is expected to periodically manually start background operations by writing to the BKOPS\_START field.

#### 3.2.4.1. EXT\_CSD Register for BKOP Control

##### ■ BKOP\_EN[163](R/W/E, R/W)

BIT[1](R/W/E): 0: Device shall not perform background operations while not servicing the host.

1: Device may perform background operations while not servicing the host.

BIT[0] (R/W): 0: Host does not support background operations handling and is not expected to write to BKOPS\_START field.

1: Host is indicating that it shall periodically write to BKOPS\_START field to manually start background operations.


Bit	Field	Supportability
Bit[7:2]	Reserved	-
Bit[1]	AUTO_EN	-
Bit[0]	MANUAL_EN	-

### 3.2.5. Secure Write Protection

Any application running on the host may issue write protection by updating fields of write protection related EXT\_CSD, like USER\_WP[171], BOOT\_WP[173], by issuing CMD6, CMD8, CMD28 and CMD29 (Legacy mode).

However there are weak points in the legacy mode. To prevent un-authorized changes, host should enter the secure write protect mode

- In Secure WP Mode, WP related EXT\_CSDs (EXT\_CSD[171],[173]) can be updated only if SECURE\_WP\_MASK fields is 0x1.
- Secureness is provided by allowing only RPMB method to update the register for SECURE\_WP\_MASK.
- Automatic Write protection mode is added to prevent security hole by power-control security attack.



### 3.2.5.1. EXT\_CSD Register for Secure Write Protection

#### ■ SECURE\_WP\_INFO[211](Read Only)

The SECURE\_WP\_SUPPORT field indicates whether the device is supporting secure write protection mode.

The SECURE\_WP\_EN\_STATUS is showing the value of SECURE\_WP\_EN defined in Authenticated Device Configuration Area.

BIT[1] 0: Legacy Write Protection mode

1: Secure Write Protection mode

BIT[0] 0: Secure Write Protection is NOT supported by this device

1: Secure Write Protection is supported by this device

Bit	Field	Supportability
Bit[7:2]	Reserved	-
Bit[1]	SECURE_WP_EN_STATUS	-
Bit[0]	SECURE_WP_SUPPROT	Supported (0x01)

### 3.2.5.2. New register for Secure Write Protection

#### ■ Authenticated Device Configuration Area

- Hidden register instead of EXT\_CSD register for SECURE\_WP\_MODE\_CONFIG, ENABLE.
- Those two SECURE\_WP\_MODE\_CONFIG and SECURE\_WP\_MODE\_ENABLE registers are defined in Device Configuration area, and those register should be updated only by Authenticated Device Configuration write request. (RPMB)

Name	Field	Size (Bytes)	Cell Type	Address
Reserved	Reserved	253	-	[255:3]
Secure Write Protect Configuration	SECURE_WP_MODE_CONFIG	1	R/W/E_P	[2]
Secure Write Protect Enable	SECURE_WP_MODE_ENABLE	1	R/W/E	[1]
Reserved		1		[0]

#### ■ Authenticated Device Configuration Area (1) : SECURE\_WP\_MODE\_ENABLE (R/W/E)

The byte is to enter/exit the secure write protection mode.

If host want a device to enter the secure Write Protection mode, host set the SECURE\_WP\_EN bit as '0x1' in this register using Authenticated Device Configuration Write request. This register can be read using Authenticated Device Configuration Read request. If there are already write protected groups or write protected boot partitions, those will be preserved when entering or exiting secure Write protected mode.

Bit [0] 0: Legacy Write Protection mode.

(TMP\_WRITE\_PROTECT[12], PERM\_WRITE\_PROTECT[13] is updated by CMD27. USER\_WP[171], BOOT\_WP[173] and BOOT\_WP\_STATUS[174] are updated by CMD6.)

1: Secure Write Protection mode.

(The access to the write protection related EXT\_CSD and CSD fields depends on the value of SECURE\_WP\_MASK bit in SECURE\_WP\_MODE\_CONFIG field.)

The default value of this field is 0x0.

Bit	Field	Supportability
Bit[7:1]	Reserved	-
Bit[0]	SECURE_WP_MODE_ENABLE	-

## ■ Authenticated Device Configuration Area (2) : SECURE\_WP\_MODE\_CONFIG (R/W/E\_P)

In secure write protected mode, the updatability of USER\_WP[171], BOOT\_WP[173], TMP\_WRITE\_PROTECT[12] and PERM\_WRITE\_PROTECT[13] are controlled by this mask value.

Bit [0] 0: Disabling updating WP related EXT\_CSD and CSD fields. CMD27 (Program CSD) will generate generic error for setting TMP\_WRITE\_PROTECT[12], PERM\_WRITE\_PROTECT[13]. CMD6 for updating USER\_WP[171], BOOT\_WP[173] and BOOT\_WP\_STATUS[174] generates SWITCH\_ERROR. If a force erase command is issued, the command will fail (Device stays locked) and the LOCK\_UNLOCK\_FAILED error bit will be set in the status register. If CMD28 or CMD29 is issued, then generic error will be occurred. Power-on Write Protected boot partitions will keep protected mode after power failure, H/W reset assertion and any CMD0 reset. The device keeps the current value of BOOT\_WP in the EXT\_CSD register to be same after power cycle, H/W reset assertion, and any CMD0 reset.

1: Enabling updating WP related EXT\_CSD and CSD fields. (TMP\_WRITE\_PROTECT[12], PERM\_WRITE\_PROTECT[13], USER\_WP[171], BOOT\_WP[173] and BOOT\_WP\_STATUS[174] are accessed using CMD6, CMD8 and CMD27. If a force erase command is issued and accepted, then ALL THE DEVICE CONTENT WILL BE ERASED including the PWD and PWD\_LEN register content and the locked Device will get unlocked. If a force erase command is issued and power-on protected or a permanently-write-protected write protect groups exist on the device, the command will fail (Device stays locked) and the LOCK\_UNLOCK\_FAILED error bit will be set in the status register. An attempt to force erase on an unlocked Device will fail and LOCK\_UNLOCK\_FAILED error bit will be set in the status register. Write Protection is applied to the WPG indicated by CMD28 with the WP type indicated by the bit[2] and bit[0] of USER\_WP[171]. All temporary WP Groups and power-on Write Protected boot partitions become writable/erasable temporarily which means write protect type is not changed. All power-on and permanent WP Groups in user area will not become writable/erasable temporarily. Those temporarily writable/erasable area will become write protected when this bit is cleared to 0x0 by the host or when there is power failure, H/W reset assertion and any CMD0 reset. The device keeps the current value of BOOT\_WP CSD register to be same after power cycle, H/W reset assertion, and any CMD0 reset.)

The default value of this field is 0x0.

Bit	Field	Supportability
Bit[7:1]	Reserved	-
Bit[0]	SECURE_WP_MODE_CONFIG	-



### 3.2.5.3. RPMB Types for accessing Authenticated Device Configuration Area

Secure WP Enable & Configuration registers are defined in Authenticated Device Configuration Area which only can be accessible by new RPMB operations.

Request Message Types	
0x0001	Authentication key programming request
0x0002	Reading of the Write Counter value –request
0x0003	Authenticated data write request
0x0004	Authenticated data read request
0x0005	Result read request
0x0006	Authenticated Device Configuration Write request
0x0007	Authenticated Device Configuration Read request
Response Message Types	
0x0100	Authentication key programming response
0x0200	Reading of the Write Counter value –response
0x0300	Authenticated data write response
0x0400	Authenticated data read response
0x0600	Authenticated Device Configuration Write response
0x0700	Authenticated Device Configuration Read response

### 3.2.6. Enhanced strobe

In Enhanced Strobe mode DATA OUT, CRC Response and CMD Response are all synched to STROBE clocks. The timing relation between CMD Response output signals and STROBE clocks is the same as defined for DATA Out to STROBE clocks.




Figure 6 - HS400 Host and Device block diagram (when Enhanced Strobe is enabled)




Figure 7 - Enhanced Strobe signals for CMD Response and Data Out (Read operation)




Figure 8 - Enhanced Strobe signals for CMD Response and Data Out (Write operation)




Figure 9 - HS400 mode change with Enhanced Strobe

### 3.2.6.1. EXT\_CSD Register for Enhanced Strobe

#### ■ STROBE\_SUPPORT[184](Read only)

This register indicates whether a device supports Enhanced Strobe mode for operation modes that STROBE is used for HS400.

BIT[7:0]: 0: Indicates No support of Enhanced Strobe mode

1: Indicates the device supports Enhanced Strobe mode

Bit	Field	Supportability
Bit[7:0]	STROBE_SUPPORT	Supported (0x01)


### 3.2.6.2. HS400 mode (Enhanced Strobe) selection

This selection flow describes how to initialize the eMMC device in HS400 mode while enabling Enhanced Strobe without the need for tuning procedure.

After the host initializes the device, host check whether the device supports the HS400 mode and Enhanced Strobe by reading the DEVICE\_TYPE and STROBE\_SUPPORT fields in the Extended CSD register.

After power-on or software reset (CMD0), the interface timing of the device is set as the default 'Backward Compatible Timing'.

In order to switch to HS400 mode with Enhanced Strobe, host should perform the following steps.



**Figure 10 - HS400 Bus mode (Enhanced Strobe) selection flow diagram**

### 3.2.7. RPMB throughput improvement

This feature is proposed for RPMB write data size to improve the RPMB throughput in eMMC5.1 spec.

In the eMMC5.0 spec, REL\_WR\_SEC\_C[222] register shall be set to 1 (hence the granularity is always 512B.)

- For reliable write to RPMB partition, there is limitation that block count can not exceed the size of REL\_WR\_SEC\_C x 512B.

In eMMC5.1, the supported RPMB write access size is 256B, 512B, and 8KB.

■ WRITE\_REL\_PARAM (EXT\_CSD[166]): Read only

When EXT\_CSD[166][4] (R) = 0

- Device does not support large RPMB write transfer
- The behavior is same as eMMC v5.0 or earlier

When EXT\_CSD[166][4] (R) = 1

- Device supports large RPMB write transfer
- Host transfers small RPMB write with block count = 1 or 2 (256/512B)
- Host transfers large RPMB write with block count = 32 (8KB)
- \* the start address should be 8KB aligned, and the transferred data (8KB) is all-new or all-old

Bit	Field	Supportability
Bit[4]	EN_RPMB_REL_WR	Supported (0x01)

### 3.3. Enhanced features from eMMC4.5 to eMMC5.1

Several eMMC features are changed from eMMC4.5 to eMMC5.1 enhance the eMMC performance.

**Table 7 - Enhanced features from eMMC4.5 to eMMC5.1**

Parameter	eMMC4.5	eMMC5.0	eMMC5.1	Description
HPI Features	CMD12	CMD13	CMD13	Following industry wise common configuration.
Max. Packed CMD count	8ea	63ea	63ea	Expended the packed CMD size for optimized device performance.
Max. CMD Queue depth	Not Support	Not Support	32ea	CMD queue is added in eMMC5.1
Cache size	<	<	<	Cache size is increasing for optimized device performance with 4-way interleave implementation.
I/O Driver Strength	Support Type0	Support all type	Support all type	eMMC supports all of driver strength types for eMMC5.0

## 4. eMMC general parameters

### 4.1. Timing

#### 4.1.1. Bus timing




Figure 11 - Timing diagram: data input/output

Data must always be sampled on the rising edge of the clock.

**Table 8 - High-speed eMMC interface timing**

Parameter	Symbol	Min	Max	Unit	Remark
<b>Clock CLK</b>					
Clock frequency data transfer mode (PP)	$f_{PP}$	0	52	MHz	$C_L \leq 30$ pF Tolerance: +100KHz
Clock frequency identification mode (OD)	$f_{OD}$	0	400	KHz	Tolerance: +20KHz
Clock high time	$t_{WH}$	6.5		ns	$C_L \leq 30$ pF
Clock low time	$t_{WL}$	6.5		ns	$C_L \leq 30$ pF
Clock rise time	$t_{TLH}$		3	ns	$C_L \leq 30$ pF
Clock fall time	$t_{THL}$		3	ns	$C_L \leq 30$ pF
<b>Inputs CMD, DAT (referenced to CLK)</b>					
Input set-up time	$t_{ISU}$	3		ns	$C_L \leq 30$ pF
Input hold time	$t_{IH}$	3		ns	$C_L \leq 30$ pF
<b>Outputs CMD, DAT (referenced to CLK)</b>					
Output delay time during data transfer	$t_{ODLY}$		13.7	ns	$C_L \leq 30$ pF
Output hold time	$t_{OH}$	2.5		ns	$C_L \leq 30$ pF
Signal rise time	$t_{RISE}$		3	ns	$C_L \leq 30$ pF
Signal fall time	$t_{FALL}$		3	ns	$C_L \leq 30$ pF

- CLK timing is measured at 50% of VDD.
- eMMC shall support the full frequency range from 0-26MHz, or 0-52MHz
- CLK rising and falling times are measured by min ( $V_{IH}$ ) and max ( $V_{IL}$ ).
- Input CMD, DAT rising and falling times are measured by min ( $V_{IH}$ ) and max ( $V_{IL}$ ), and output CMD, DAT rising and falling times are measured by min ( $V_{OH}$ ) and max ( $V_{OL}$ ).



**Table 9 - Backward-compatible eMMC interface timing**

Parameter	Symbol	Min	Max	Unit	Remark
<b>Clock CLK</b>					
Clock frequency data transfer mode (PP)	$f_{PP}$	0	26	MHz	$C_L \leq 30$ pF
Clock frequency identification mode (OD)	$f_{OD}$	0	400	KHz	
Clock high time	$t_{WH}$	10		ns	$C_L \leq 30$ pF
Clock low time	$t_{WL}$	10		ns	$CL \leq 30$ pF
Clock rise time	$t_{TLH}$		10	ns	$CL \leq 30$ pF
Clock fall time	$t_{THL}$		10	ns	$CL \leq 30$ pF
<b>Inputs CMD, DAT (referenced to CLK)</b>					
Input set-up time	$t_{ISU}$	3		ns	$CL \leq 30$ pF
Input hold time	$t_{IH}$	3		ns	$CL \leq 30$ pF
<b>Outputs CMD, DAT (referenced to CLK)</b>					
Output set-up time	$t_{OSU}$	11.7		ns	$CL \leq 30$ pF
Output hold time	$t_{OH}$	8.3		ns	$CL \leq 30$ pF


- eMMC must always start with the backward-compatible interface timing. The timing mode can be switched to high-speed timing by the host sending the switch command (CMD6) with the argument for high speed interface select.
- CLK timing is measured at 50% of VDD.
- CLK rising and falling times are measured by min ( $V_{IH}$ ) and max ( $V_{IL}$ ).
- $t_{OSU}$  and  $t_{OH}$  are defined as values from clock rising edge. However, there may be cards or devices which utilize clock falling edge to output data in backward compatibility mode.

Therefore, it is recommended for hosts either to set  $t_{WL}$  value as long as possible within the range which should not go over  $t_{CK} - t_{OH}(\min)$  in the system or to use slow clock frequency, so that host could have data set up margin for those devices.

In this case, each device which utilizes clock falling edge might show the correlation either between  $t_{WL}$  and  $t_{OSU}$  or between  $t_{CK}$  and  $t_{OSU}$  for the device.

### 4.1.2. Bus timing for DAT Signals During 2x Data Rate Operation

These timings apply to the DAT[7:0] signals only when the device is configured for dual data mode operation. In dual data mode, the DAT signals operate synchronously of both the rising and the falling edges of CLK.



**Figure 12 - Timing diagram: data input/output in dual data rate mode**

Table 10 - Dual data rate interface timings

Parameter	Symbol	Min	Max	Unit	Remark
<b>Input CLK<sup>(1)</sup></b>					
Clock duty cycle		45	55	%	Includes jitter, phase noise
Clock rise time	$t_{TLH}$		3	ns	$CL \leq 30$ pF
Clock fall time	$t_{THL}$		3	ns	$CL \leq 30$ pF
<b>Input CMD (referenced to CLK-SDR mode)</b>					
Input set-up time	$t_{ISUddr}$	3		ns	$CL \leq 20$ pF
Input hold time	$t_{IHddr}$	3		ns	$CL \leq 20$ pF
<b>Output CMD (referenced to CLK-SDR mode)</b>					
Output delay time during data transfer	$t_{ODLY}$		13.7	ns	$CL \leq 20$ pF
Output hold time	$t_{OH}$	2.5		ns	$CL \leq 20$ pF
Signal rise time	$t_{RISE}$		3	ns	$CL \leq 20$ pF
Signal fall time	$t_{FALL}$		3	ns	$CL \leq 20$ pF
<b>Input DAT (referenced to CLK-DDR mode)</b>					
Input set-up time	$t_{ISUddr}$	2.5		ns	$CL \leq 20$ pF
Input hold time	$t_{IHddr}$	2.5		ns	$CL \leq 20$ pF
<b>Outputs DAT (referenced to CLK-DDR mode)</b>					
Output delay time during data transfer	$t_{ODLYddr}$	1.5	7	ns	$CL \leq 20$ pF
Signal rise time(DAT0-7) <sup>(2)</sup>	$t_{RISE}$		2	ns	$CL \leq 20$ pF
Signal fall time (DAT0-7)	$t_{FALL}$		2	ns	$CL \leq 20$ pF

## Notes

1. CLK timing is measured at 50% of VDD.

2. Inputs DAT rising and falling times are measured by min ( $V_{IH}$ ) and max ( $V_{IL}$ ), and outputs CMD, DAT rising and falling times are measured by min ( $V_{OH}$ ) and max ( $V_{OL}$ )

## 4.2. Bus signal

### 4.2.1. Bus signal line load

The total capacitance  $C_L$  of each line of e-MMC bus is the sum of the bus master capacitance  $C_{HOST}$ , the bus capacitance  $C_{BUS}$  itself, and the capacitance  $C_{DEVICE}$  of the eMMC connected to this line, and requiring the sum of the host and bus capacitances not to exceed 20 pF.

$$C_L = C_{HOST} + C_{BUS} + C_{DEVICE}$$

**Table 11 - eMMC capacitance**

Parameter	Symbol	Min	Typ	Max	Unit	Remark
Pull-up resistance for CMD	$R_{CMD}$	4.7		100	Kohm	to prevent bus floating
Pull-up resistance for DAT0-7	$R_{DAT}$	10		100	Kohm	to prevent bus floating
Internal pull up resistance DAT1 - DAT7	$R_{INT}$	10		150	Kohm	
Bus signal line capacitance	$C_L$			30	pF	Single Device
Single Device capacitance	$C_{DEVICE}$			6	pF	
Maximum signal line inductance				16	nH	$f_{pp} \leq 52$ MHz
VDDi capacitor value	$C_{REG}$	0.1			$\mu F$	To stabilize regulator output when target device bus speed mode is either backward-compatible, high speed SDR, high speed DDR, or HS200.
		1			$\mu F$	To stabilize regulator output when target device bus speed mode is HS400
$V_{CCQ}$ decoupling capacitor	$C_{H1}$	1			$\mu F$	

## 4.2.2. Overshoot / Undershoot specification

Table 12 - Overshoot / Undershoot specification

Specification		$V_{CCQ}$	Unit
		1.70V - 1.95V	
Maximum peak amplitude allowed for overshoot area.	Max	0.9	V
Maximum peak amplitude allowed for undershoot area.	Max	0.9	V
Maximum area above $V_{CCQ}$	Max	1.5	V-ns
Maximum area below $V_{SSQ}$	Max	1.5	V-ns





Figure 13 - Overshoot / Undershoot definition

### 4.2.3. Bus Signal levels

As the bus can be supplied with a variable supply voltage, all signal levels are related to the supply voltage.



**Figure 14 - eMMC bus signal level**

- Open-Drain mode bus signal level

**Table 13 - Open-Drain signal level**

Parameter	Symbol	Min	Max	Unit	Conditions
Output high voltage	$V_{OH}$	$V_{DD} - 0.2$		V	Note <sup>1)</sup>
Output low voltage	$V_{OL}$		0.3	V	$I_{OL} = 2mA$

Notes

1. Because  $V_{OH}$  depends on external resistance value (including outside the package), this value does not apply as device specification. Host is responsible to choose the external pull-up and open drain resistance value to meet  $V_{OH}$  minimum value.

- Push-Pull mode bus signal level

The device input and output voltages shall be within the following specified ranges for any  $V_{DD}$  of the allowed voltage range

**Table 14 - Push-Pull signal level 2.7V-3.6V  $V_{CCQ}$  range**

Parameter	Symbol	Min	Max	Unit	Conditions
Output HIGH voltage	$V_{OH}$	$0.75 * V_{CCQ}$		V	$I_{OH} = -100\mu A @ V_{CCQ} \text{ min}$
Output LOW voltage	$V_{OL}$		$0.125 * V_{CCQ}$	V	$I_{OL} = -100\mu A @ V_{CCQ} \text{ min}$
Input HIGH voltage	$V_{IH}$	$0.625 * V_{CCQ}$	$V_{CCQ} + 0.3$	V	
Input LOW voltage	$V_{IL}$	$V_{SS} - 0.3$	$0.25 * V_{CCQ}$	V	

**Table 15 - Push-pull signal level 1.65V-1.95V  $V_{CCQ}$  range**

Parameter	Symbol	Min	Max	Unit	Conditions
Output HIGH voltage	$V_{OH}$	$V_{CCQ} - 0.45V$		V	$I_{OH} = -2mA$
Output LOW voltage	$V_{OL}$		$0.45V$	V	$I_{OL} = -2mA$
Input HIGH voltage	$V_{IH}$	$0.65 * V_{CCQ}$	$V_{CCQ} + 0.3$	V	
Input LOW voltage	$V_{IL}$	$V_{SS} - 0.3$	$0.35 * V_{CCQ}$	V	

## 4.3. Power mode

### 4.3.1. eMMC power-up guidelines


eMMC power-up must adhere to the following guidelines:

- When power-up is initiated, either  $V_{CC}$  or  $V_{CCQ}$  can be ramped up first, or both can be ramped up simultaneously.
- After power up, eMMC enters the pre-idle state. The power up time of each supply voltage should be less than the specified tPRU (tPRUH, tPRUL or tPRUV) for the appropriate voltage range.
- If eMMC does not support boot mode or its BOOT\_PARTITION\_ENABLE bit is cleared, eMMC moves immediately to the idle state. While in the idle state, eMMC ignores all bus transactions until receiving CMD1. eMMC begins boot operation with the argument of 0xFFFFFFFF. If boot acknowledge is finished, eMMC shall send acknowledge pattern "010" to the host within the specified time. After boot operation is terminated, eMMC enters the idle state and shall be ready for CMD1 operation. If eMMC receives CMD1 in the pre-boot state, it begins to respond to the command and moves to the card identification mode.
- When eMMC is initiated by alternative boot command(CMD0 with arg=0xFFFFFFFF), all the data will be read from the boot partition and then eMMC automatically goes to idle state, but hosts are still required to issue CMD0 with arg=0x0000000000 in order to complete a boot mode properly and move to the idle state. While in the idle state, eMMC ignores all bus transactions until it receives CMD1.
- CMD1 is a special synchronization command which is used to negotiate the operating voltage range and poll the device until it is out of its power-up sequence. In addition to the operating voltage profile of the device, the response to CMD1 contains a busy flag indicating that the device is still working on its power-up procedure and is not ready for identification. This bit informs the host that the device is not ready, and the host must wait until this bit is cleared. The device must complete its initialization within 1 second of the first CMD1 issued with a valid OCR range.
- If the eMMC device was successfully partitioned during the previous power up session (bit 0 of EXT\_CSD byte [155] PARTITION\_SETTING\_COMPLETE successfully set) then the initialization delay is (instead of 1s) calculated from INI\_TIMEOUT\_PA (EXT\_CSD byte [241]). This timeout applies only for the very first initialization after successful partitioning. For all the consecutive initialization 1sec time out will be applied.
- The bus master moves the device out of the idle state. Because the power-up time and the supply ramp-up time depend on the application parameters such as the bus length and the power supply unit, the host must ensure that power is built up to the operating level (the same level that will be specified in CMD1) before CMD1 is transmitted.
- After power-up, the host starts the clock and sends the initializing sequence on the CMD line. The sequence length is the longest of: 1ms, 74 clocks, the supply ramp-up time, or the boot operation period. An additional 10 clocks (beyond the 64 clocks of the power-up sequence) are provided to eliminate power-up synchronization problems.
- Every bus master must implement CMD1.



### 4.3.2. eMMC Power Cycling

The master can execute any sequence of  $V_{cc}$  and  $V_{ccq}$  power-up/power-down. However, the master must not issue any commands until  $V_{cc}$  and  $V_{ccq}$  are stable within each operating voltage range. After the slave enters sleep mode, the master can power-down  $V_{cc}$  to reduce power consumption. It is necessary for the slave to be ramped up to  $V_{cc}$  before the host issues CMD5 (SLEEP\_AWAKE) to wake the slave unit.



**Figure 15 - eMMC power cycle**

If  $V_{cc}$  or  $V_{ccq}$  is below 0.5 V for longer than 1 ms, the slave shall always return to the pre-idle state, and perform the appropriate boot behavior. The slave will behave as in a standard power up condition once the voltages have returned to their functional ranges. An exception to this behavior is if the device is in sleep state, in which the voltage on  $V_{cc}$  is not monitored.

### 4.3.3. Leakage

**Table 16 - General operation conditions**

Parameter	Symbol	Min	Max	Unit	Remark
	BGA	-0.5	$V_{CCQ}+0.5$	V	
<b>All inputs</b>					
Input leakage current (before initialization sequence and/or the internal pull up resistors connected)		-100	100	$\mu A$	
<b>All outputs</b>					
Output leakage current (before initialization sequence)		-100	100	$\mu A$	
Output leakage current (after initialization sequence)		-2	2	$\mu A$	

#### 4.3.4. Power Supply

eMMC supports one or more combinations of Vcc and Vccq as shown in Table 18.

The available voltage configuration is shown in Table below.

**Table 17 - eMMC power supply voltage**

Parameter	Symbol	Min	Max	Unit	Remark
Supply voltage (NAND)	V <sub>CC</sub>	2.7	3.6	V	
Supply voltage (I/O)	V <sub>CCQ</sub>	1.7	1.95	V	
Supply power-up for 3.3V	t <sub>PRUH</sub>		35	ms	
Supply power-up for 1.8V	t <sub>PRUL</sub>		25	ms	

**Table 18 - eMMC voltage combinations**

Parameter		V <sub>CCQ</sub>
		1.7V - 1.95V
V <sub>CC</sub>	2.7V - 3.6V	Valid
	1.7V - 1.95V	Not Valid

Notes

1. Vccq (I/O) 3.3 volt range is not supported in either HS200 or HS400 devices

## 4.4. Connection Guide




Figure 16 - Connection guide drawing

Table 19 - Connection guide specification

Parameter	Symbol	Min	Max	Recommend	Unit	Remark
Pull-up resistance for CMD	R_CMD	4.7	100	10	kohm	Pull-up resistance should be put on CMD line to prevent bus floating.
Pull-up resistance for DAT0~7	R_DAT	10	100	50	kohm	Pull-up resistance should be put on DAT line to prevent bus floating.
Data strobe(DS)	R_DS	NC	NC	NC	-	It is not necessary to put pull-up/pull-down resistance on DS line since DS is internally pulled down. Direct connection to host is required and please float this pin if it is not used
Pull-up resistance for RSTn	R_RSTn	10	100	50	kohm	It is not necessary to put pull-up resistance on RSTn line if host does not use H/W reset. (Extended CSD register [162] = 0b)
Serial resistance on CLK	R_CLK	0	30	27	ohm	To reduce overshooting/undershooting Note: If the host uses HS200, we recommend to remove this resistor for better CLK signal
V <sub>ccq</sub> capacitor value	C1 & C2	2±0.22	4.7	2±0.22	μF	Coupling cap should be connected with V <sub>ccq</sub> closely.
V <sub>cc</sub> capacitor value(≤8GB)	C3 & C4	4.72±10%	10	4.72±10%	μF	Coupling cap should be connected with V <sub>cc</sub> closely. V <sub>cc</sub> / V <sub>ccq</sub> cap. value would be up to Host requirement and the application system characteristics.
V <sub>cc</sub> capacitor value(>8GB)						
VDDi capacitor value	C5 & C6	0	2.2	0.1	μF	Coupling cap should be connected with VDDi and Vssq as closely possible. (Internal Cap : 1μF)

## 5. eMMC basic operations

### 5.1. Partitioning

#### 5.1.1. User density




Figure 17 - Partition diagram

#### ■ Boot and RPMB partition size

Density	Boot 1,2 partition size	RPMB partition size
16GB	4096KB (4MB)	16384KB (16MB)
32GB		
64GB		

#### ■ Boot and RPMB partition size

Capacity	SEC_COUNT	Capacity	Percentile
<b>16GB</b>	30,777,344 (0x1D5A000)	15,758,000,128 Bytes (14.68GB)	91.72%
<b>32GB</b>	61,071,360 (0x3A3E000)	31,268,536,320 Bytes (29.12GB)	91.00%
<b>64GB</b>	122,142,720 (0x747C000)	62,537,072,640 Bytes (58.24GB)	91.00%

- 1sector=512 bytes.
- The total usable capacity of the eMMC may be less than total physical capacity because a small portion of the capacity is used for NAND flash management and maintenance purpose.

#### ■ Maximum enhanced partition size


Enhanced user data area can be configured to store read-centric data such as sensitive data or for other host usage models. SK hynix eMMC supports Enhanced User Data Area as SLC Mode. When customer adopts some portion as enhanced user data area in User Data Area, that area occupies double the size of the original set-up size.

Capacity	MAX_ENH_SIZE_MULT	HC_ERASE_GRP_SIZE	HC_WP_GRP_SIZE
<b>16GB</b>	0x0003AB	1h	10h
<b>32GB</b>	0x000747	1h	10h
<b>64GB</b>	0x000E8F	1h	10h

- Max Enhanced Partition Size is defined as MAX\_ENH\_SIZE\_MULT x HC\_WP\_GRP\_SIZE x HC\_ERASE\_GRP\_SIZE x 512KByte.

Capacity	Capacity (KB)
<b>16GB</b>	7,692,288
<b>32GB</b>	15,261,696
<b>64GB</b>	30,531,584

### 5.1.2. Erase / Write protect group size



**Table 20 - Erase/Write protect Group size**

Density	Erase group size		Write protect group size
	ERASE_GROUP_DEF=0	ERASE_GROUP_DEF=1	
<b>16GB</b>	512KB	512KB	8MB
<b>32GB</b>	512KB	512KB	8MB
<b>64GB</b>	512KB	512KB	8MB

## 5.2. Boot operation

eMMC supports boot mode and alternative boot mode. eMMC also, supports high speed timing and dual data rate during boot.




Figure 18 - eMMC state diagram (Boot mode)




Figure 19 - eMMC state diagram (Alternative boot mode)

Timing Factor	Value
(1) Boot ACK Time	< 50 ms
(2) Boot Data Time	< 1 sec
(3) Initialization Time	< 1 sec

- Initialization time includes partition setting, Please refer to INI\_TIMEOUT\_AP in 7.4 Extended CSD Register. Initialization time is completed within 1sec from issuing CMD1 until receiving response.
- The device has to send the acknowledge pattern "010" to the master within 50ms after the CMD0 with the argument of 0xFFFFFFFF is received.



## 6. Time out

**Table 21 - Time out value**

Latency Item	Value	Remark
<b>Write Time out (CMD To 512KB Write Done)</b>	Max 1.2s Median 30ms 99th 50ms	
<b>Write Time out (Data To Data)</b>	Max 500ms	
<b>Read Time Out (CMD To the first data out)</b>	Max 50ms	
<b>Initialization Time</b>	Max 1s	
<b>Initialization Time (After Partitioning)</b>	Max 1s	
<b>Initialization after PON (Short/long)</b>	Max 180ms	
<b>Pre-Boot to ACK</b>	Max 50ms	
<b>Pre-Boot to Boot Data</b>	Max 60ms	
<b>Partition Switch</b>	Max 10ms	
<b>CMD6 Switch</b>	Max 100ms	
<b>CMD8 time out</b>	Max 5ms	
<b>Erase (Erase Group)</b>	Max 600ms	
<b>Trim (512B~512KB)</b>	Max 600ms	
<b>Discard (512B~512KB)</b>	Max 600ms	
Secure Trim1 Type 0, 1 (512B~512KB)	Max 600s	Type 0 : information removed by an erase of the physical memory Type 1 : Same operation to type 0 Type 2 : Not support Type 3 : information unmapped
Secure Trim1 Type 3 (512B~512KB)	Max 600ms	
Secure Erase Type 0,1 (Write Block 512KB)	Max 600s	
Secure Erase Type 3 (Write Block 512KB)	Max 600ms	

Latency Item	Value		Remark
Sanitize (UDA Area)	16GB	Max 80min	
	32GB	Max 80min	
	64GB	Max 80min	
Force Erase (UDA Area)	Max 3min		
HPI	Max 100ms		
PON Busy Time (Short/Long)	Max 50ms / 600ms		PON long includes GC PON short not include GC

- Be advised timeout values specified in table above are for testing purpose under SK hynix test pattern only and actual timeout situations may vary

## 7. Device registers

There are six different registers within the device interface:

- Operation conditions register (OCR)
- Card identification register (CID)
- Card specific data register (CSD)
- Relative card address register (RCA)
- DSR (Driver Stage Register)
- Extended card specific data register (EXT\_CSD).

These registers are used for the serial data communication and can be accessed only using the corresponding commands. eMMC has a status register to provide information about the current device state and completion codes for the last host command.

### 7.1. Operation conditions register (OCR)

The 32-bit operation conditions register (OCR) stores the VDD voltage profile of eMMC and the access mode indication. In addition, this register includes a status information bit. This status bit is set if eMMC power up procedure has been finished.

**Table 22 - OCR register definition**

OCR bit	Description	SK hynix eMMC
[6:0]	Reserved	000 0000b
[7]	1.70 - 1.95V	1b
[14:8]	2.0 - 2.6	000 0000b
[23:15]	2.7 - 3.6 (High $V_{ccq}$ range)	1111 1111 1b
[28:24]	Reserved	0 0000b
[30:29]	Access mode	10b (sector mode)
[31]	(card power up status bit (busy)) <sup>(1)</sup>	

Notes

1. This bit is set to LOW if the card has not finished the power up routine

## 7.2. Card identification (CID) register

The card identification (CID) register is 128 bits wide. It contains e-NAND identification information used during e-NAND identification phase (e-NAND protocol). Every individual e-NAND has a unique identification number. The structure of the CID register is defined in the following sections.

**Table 23 - Card identification (CID) fields**

Name	Field	Width	CID slice	CID value	Remark
Manufacturer ID	MID	8	[127:120]	0X90	
Reserved		6	[119:114]		
Card/BGA	CBX	2	[113:112]	0X1	BGA
OEM/application ID	OID	8	[111:104]	0X4A	
Product name	PNM	48	[103:56]	16GB: 0X68413861503E 32GB: 0X68423861503E 64GB: 0X68433861503E	
Product revision	PRV	8	[55:48]	-	Not fixed
Product serial number	PSN	32	[47:16]	-	1)
Manufacturing date	MDT	8	[15:8]	-	
CRC7 checksum	CRC	7	[7:1]	-	
Not used, always '1'		1	[0:0]	0X1	

1) If PSN is to be used as a Unique ID, a composition PSN and MDT should be used.

Whole CID can also be used to generate a unique ID

### 7.3. Card specific data register (CSD)

The card specific data (CSD) register provides information on how to access eMMC contents. The CSD defines the data format, error correction type, maximum data access time, data transfer speed and so on. The programmable part of the register (entries marked by W or E, see below) can be changed by CMD27. The type of the CSD Registry entries in the Table 25 below is coded as follows:

- R: Read only.
- W: One time programmable and not readable.
- R/W: One time programmable and readable.
- W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and not readable.
- R/W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and readable.
- R/W/C\_P: Writable after value cleared by power failure and HW/reset assertion (the value not cleared by CMD0 reset) and readable.
- R/W/E\_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and readable.
- W/E\_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and not readable.

**Table 24 - CSD fields**

Name	Field	Width	Cell type	CSD slice	CSD value	Remark
CSD structure	CSD_STRUCTURE	2	R	[127:126]	0X03	
System specification version	SPEC_VERS	4	R	[125:122]	0X04	
Reserved		2	R	[121:120]		
Data read access-time 1	TAAC	8	R	[119:112]	0X27	
Data read access-time 2 in CLK cycles (NSAC*100)	NSAC	8	R	[111:104]	0X00	
Max. bus clock frequency	TRAN_SPEED	8	R	[103:96]	0X32	
Card command classes	CCC	12	R	[95:84]	0X8F5	
Max. read data block length	READ_BL_LEN	4	R	[83:80]	0X09	
Partial blocks for read allowed	READ_BL_PARTIAL	1	R	[79:79]	0X00	
Write block misalignment	WRITE_BLK_MISALIGN	1	R	[78:78]	0X00	
Read block misalignment	READ_BLK_MISALIGN	1	R	[77:77]	0X00	
DSR implemented	DSR_IMP	1	R	[76:76]	0X00	
Reserved		2	R	[75:74]		
Device size	C_SIZE	12	R	[73:62]	0XFFF	
Max. read current @ VDD min	VDD_R_CURR_MIN	3	R	[61:59]	0X07	
Max. read current @ VDD max	VDD_R_CURR_MAX	3	R	[58:56]	0X07	
Max. write current @ VDD min	VDD_W_CURR_MIN	3	R	[55:53]	0X07	
Max. write current @ VDD max	VDD_W_CURR_MAX	3	R	[52:50]	0X07	
Device size multiplier	C_SIZE_MULT	3	R	[49:47]	0X07	
Erase group size	ERASE_GRP_SIZE	5	R	[46:42]	0X1F	

Name	Field	Width	Cell type	CSD slice	CSD value	Remark
Erase group size multiplier	ERASE_GRP_MULT	5	R	[41:37]	0X1F	
Write protect group size	WP_GRP_SIZE	5	R	[36:32]	0x0F	
Write protect group enable	WP_GRP_ENABLE	1	R	[31:31]	0X01	
Manufacturer default ECC	DEFAULT_ECC	2	R	[30:29]	0X00	
Write speed factor	R2W_FACTOR	3	R	[28:26]	0X03	
Max. write data block length	WRITE_BL_LEN	4	R	[25:22]	0X09	
Partial blocks for write allowed	WRITE_BL_PARTIAL	1	R	[21:21]	0X00	
Reserved		4	R	[20:17]		
Content protection application	CONTENT_PROT_APP	1	R	[16:16]	0X00	
File format group	FILE_FORMAT_GRP	1	R/W	[15:15]	0X00	
Copy flag (OTP)	COPY	1	R/W	[14:14]	0X00	
Permanent write protection	PERM_WRITE_PROTECT	1	R/W	[13:13]	0X00	
Temporary write protection	TMP_WRITE_PROTECT	1	R/W/E	[12:12]	0X00	
File format	FILE_FORMAT	2	R/W	[11:10]	0X00	
ECC code	ECC	2	R/W/E	[9:8]	0X00	
CRC	CRC	7	R/W/E	[7:1]	-	Not fixed
Not used, always '1'		1		[0:0]	0X01	

The following sections describe the CSD fields and the relevant data types. If not explicitly defined otherwise, all bit strings are interpreted as binary coded numbers starting with the left bit first.

## 7.4. Extended CSD register

The Extended CSD register defines eMMC properties and selected modes. It is 512 bytes long. The most significant 320 bytes are the Properties segment, which defines eMMC capabilities and cannot be modified by the host. The lower 192 bytes are the modes segment, which defines the configuration eMMC is working in. These modes can be changed by the host by means of the switch command.

**Table 25 - Extended CSD**

Name	Field	CSD slice	Cell Type	CSD value	Remark
Properties segment					
Reserved		[511:506]			
Extended Security Commands Error	EXT_SECURITY_ERR	[505]	R	0x00	
Supported command sets	S_CMD_SET	[504]	R	0x01	
HPI features	HPI_FEATURES	[503]	R	0x01	
Background operations support	BKOPS_SUPPORT	[502]	R	0x01	
Max packed read commands	MAX_PACKED_READS	[501]	R	0x3F	
Max packed write commands	MAX_PACKED_WRITES	[500]	R	0x3F	
Data Tag Support	DATA_TAG_SUPPORT	[499]	R	0x01	
Tag Unit Size	TAG_UNIT_SIZE	[498]	R	0x00	
Tag Resources Size	TAG_RES_SIZE	[497]	R	0x00	
Context management capabilities	CONTEXT_CAPABILITIES	[496]	R	0x05	
Large Unit size	LARGE_UNIT_SIZE_M1	[495]	R	0x01	
Extended partitions attribute support	EXT_SUPPORT	[494]	R	0x03	
Supported modes	SUPPORTED_MODES	[493]	R	0x01	
FFU features	FFU_FEATURES	[492]	R	0x00	
Operation codes timeout	OPERATION_CODE_TIMEOUT	[491]	R	0x00	
FFU Argument	FFU_ARG	[490:487]	R	0xFFFAFFF0	
Barrier support	BARRIER_SUPPORT	[486]	R	0x01	
Reserved		[485:309]			
CMD Queuing Support	CMDQ_SUPPORT	[308]	R	0x01	
CMD Queuing Depth	CMDQ_DEPTH	[307]	R	0x1F	
Reserved		[306]			
Number of FW sectors correctly programmed	NUMBER_OF_FW_SECTORS_CORRECTLY_PROGRAMMED	[305:302]	R	0x00000000	
Vendor proprietary health report	VENDOR_PROPRIETARY_HEALTH_REPORT	[301:270]	R	-	
Device life time estimation type B	DEVICE_LIFE_TIME_EST_TYP_B	[269]	R	Variable	
Device life time estimation type A	DEVICE_LIFE_TIME_EST_TYP_A	[268]	R	Variable	
Pre EOL information	PRE_EOL_INFO	[267]	R	0x01	
Optimal read size	OPTIMAL_READ_SIZE	[266]	R	0x20	

Name	Field	CSD slice	Cell Type	CSD value	Remark
Optimal write size	OPTIMAL_WRITE_SIZE	[265]	R	0x20	
Optimal trim unit size	OPTIMAL_TRIM_UNIT_SIZE	[264]	R	0x01	
Device version	DEVICE_VERSION	[263:262]	R	16GB : 0x410E 32GB : 0x420E 64GB: 0x430E	
Firmware version	FIRMWARE_VERSION	[261:254]	R	-	Not fixed
Power class for 200MHz, DDR at Vcc=3.6V	PWR_CL_DDR_200_360	[253]	R	0x04	
Cache size	CACHE_SIZE	[252:249]	R	0x00000800	
Generic CMD6 timeout	GENERIC_CMD6_TIME	[248]	R	0x0A	
Power off Notification (long) timeout	POWER_OFF_LONG_TIME	[247]	R	0x3C	
Background operations status	BKOPS_STATUS	[246]	R	0x00	
Number of correctly programmed sectors	CORRECTLY_PRG_SECTORS_NUM	[245:242]	R	-	Not fixed
1st initialization time after partitioning	INI_TIMEOUT_AP	[241]	R	0x0A	
Cache Flushing Policy	CACHE_FLUSH_POLICY	[240]	R	0x01	
Power class for 52MHz, DDR at Vcc=3.6V	PWR_CL_DDR_52_360	[239]	R	0x00	
Power class for 52MHz, DDR at Vcc=1.95V	PWR_CL_DDR_52_195	[238]	R	0x00	Not support
Power class for 200MHz at Vccq=1.95, Vcc=3.6V	PWR_CL_200_195	[237]	R	0x00	
Power class for 200MHz at Vccq=1.3, Vcc=3.6V	PWR_CL_200_130	[236]	R	0x00	Not support
Minimum write performance for 8bit at 52MHz in DDR mode	MIN_PERF_DDR_W_8_52	[235]	R	0x00	
Minimum read performance for 8bit at 52MHz in DDR mode	MIN_PERF_DDR_R_8_52	[234]	R	0x00	
Reserved		[233]			
TRIM multiplier	TRIM_MULT	[232]	R	0x02	
Secure feature support	SEC_FEATURE_SUPPORT	[231]	R	0x55	
Secure erase multiplier	SEC_ERASE_MULT	[230]	R	0xFA	
Secure TRIM multiplier	SEC_TRIM_MULT	[229]	R	0xFA	
Boot information	BOOT_INFO	[228]	R	0x07	
Reserved		[227]			
Boot partition size	BOOT_SIZE_MULT	[226]	R	0x20	
Access size	ACC_SIZE	[225]	R	0x07	



Name	Field	CSD slice	Cell Type	CSD value	Remark
High-capacity erase unit size	HC_ERASE_GRP_SIZE	[224]	R	0x01	
High-capacity erase timeout	ERASE_TIMEOUT_MULT	[223]	R	0x02	
Reliable write sector count	REL_WR_SEC_C	[222]	R	0x01	
High-capacity write protect group size	HC_WP_GRP_SIZE	[221]	R	0x10	
Sleep current(Vcc)	S_C_Vcc	[220]	R	0x08	
Sleep current(Vccq)	S_C_Vccq	[219]	R	0x09	
Production state awareness timeout	PRODUCTION_STATE_AWARENESS_TIMEOUT	[218]	R	0x0A	
Sleep/awake timeout	S_A_TIMEOUT	[217]	R	0x15	
Sleep Notification Timeout	SLEEP_NOTIFICATION_TIME	[216]	R	0x0E	
Sector count	SEC_COUNT	[215:212]	R	16GB: 0X1D5A000 32GB: 0X03A3E000 64GB: 0X747C000	
Secure Write Protect information	SECURE_WP_INFO	[211]	R	0x01	
Minimum write performance for 8bit at 52MHz	MIN_PERF_W_8_52	[210]	R	16GB: 0X3C 32GB: 0x78 64GB: 0X8C	
Minimum read performance for 8bit at 52MHz	MIN_PERF_R_8_52	[209]	R	0x8C	
Minimum write performance for 8bit at 26MHz, for 4bit at 52MHz	MIN_PERF_W_8_26_4_52	[208]	R	16GB: 0X3C 32GB/64GB: 0X46	
Minimum read performance for 8bit at 26MHz, for 4bit at 52MHz	MIN_PERF_R_8_26_4_52	[207]	R	0x46	
Minimum write performance for 4bit at 26MHz	MIN_PERF_W_4_26	[206]	R	0x1E	
Minimum read performance for 4bit at 26MHz	MIN_PERF_R_4_26	[205]	R	0x1E	
Reserved		[204]			
Power class for 26MHz at 3.6V	PWR_CL_26_360	[203]	R	0x00	
Power class for 52MHz at 3.6V	PWR_CL_52_360	[202]	R	0x00	
Power class for 26MHz at 1.95V	PWR_CL_26_195	[201]	R	0x00	Not support
Power class for 52MHz at 1.95V	PWR_CL_52_195	[200]	R	0x00	Not support
Partition switching timing	PARTITION_SWITCH_TIME	[199]	R	0x01	
Out-of-interrupt busy timing	OUT_OF_INTERRUPT_TIME	[198]	R	0x0A	
I/O Driver Strength	DRIVER_STRENGTH	[197]	R	0x1F	
Device type	DEVICE_TYPE	[196]	R	0x57	
Reserved		[195]			

Name	Field	CSD slice	Cell Type	CSD value	Remark
CSD structure	CSD_STRUCTURE	[194]	R	0x02	
Reserved		[193]			
Extended CSD revision	EXT_CSD_REV	[192]	R	0x08	
Modes Segment					
Command set	CMD_SET	[191]	R/W/E_P	0x00	
Reserved		[190]			
Command set revision	CMD_SET_REV	[189]	R	0x00	
Reserved		[188]			
Power class	POWER_CLASS	[187]	R/W/E_P	0x00	
Reserved		[186]			
High-speed interface timing	HS_TIMING	[185]	R/W/E_P	0x00	
Strobe Support	STROBE_SUPPORT	[184]	R	0x01	
Bus width mode	BUS_WIDTH	[183]	W/E_P	0x00	
Reserved		[182]			
Erased memory content	ERASED_MEM_CONT	[181]	R	0x00	
Reserved		[180]			
Partition configuration	PARTITION_CONFIG	[179]	R/W/E & R/W/E_P	0x00	
Boot config protection	BOOT_CONFIG_PROT	[178]	R/W/E & R/W/C_P	0x00	
Boot bus conditions	BOOT_BUS_CONDITIONS	[177]	R/W/E	0x00	
Reserved		[176]			
High-density erase group definition	ERASE_GROUP_DEF	[175]	R/W/E_P	0x00	
Boot write protection status registers	BOOT_WP_STATUS	[174]	R	0x00	
Boot area write protection register	BOOT_WP	[173]	R/W/E & R/W/C_P	0x00	
Reserved		[172]			
User area write protection register	USER_WP	[171]	R/W, R/W/ C_P & /W/ E_P	0x00	
Reserved		[170]			
FW configuration	FW_CONFIG	[169]	R/W	0x00	
RPMB Size	RPMB_SIZE_MULT	[168]	R	0x80	
Write reliability setting register	WR_REL_SET	[167]	R/W	0x1F	
Write reliability parameter register	WR_REL_PARAM	[166]	R	0x15	
Sanitize start	SANITIZE_START	[165]	W/E_P	0x00	
Manually start background operations	BKOPS_START	[164]	W/E_P	0x00	

Name	Field	CSD slice	Cell Type	CSD value	Remark
Enable background operations Handshake	BKOPS_EN	[163]	R/W	0x00	
H/W reset function	RST_n_FUNCTION	[162]	R/W	0x00	
HPI management	HPI_MGMT	[161]	R/W/E_P	0x00	
Partitioning support	PARTITIONING_SUPPORT	[160]	R	0x07	
Max enhanced area size	MAX_ENH_SIZE_MULT	[159:157]	R	16GB: 0X0003AB 32GB: 0X000747 64GB: 0X000E8F	
Partitions attribute	PARTITIONS_ATTRIBUTE	[156]	R/W	0x00	
Partitioning setting	PARTITION_SETTING_COMPLETED	[155]	R/W	0x00	
General purpose partition size	GP_SIZE_MULT	[154:143]	R/W	0x00...00	
Enhanced user data area size	ENH_SIZE_MULT	[142:140]	R/W	0x000000	
Enhanced user data start address	ENH_START_ADDR	[139:136]	R/W	0x00000000	
Reserved		[135]			
Bad Block management mode	SEC_BAD_BLK_MGMNT	[134]	R/W	0x00	
Production state awareness	PRODUCTION_STATE_AWARENESS	[133]	R/W/E	0x00	
Package Case Temperature is Controlled	TCASE_SUPPORT	[132]	W/E_P	0x00	
Periodic Wake-up	PERIODIC_WAKEUP	[131]	R/W/E	0x00	
Program CID/CSD in DDR mode support	PROGRAM_CID_CSD_DDR_SUPPORT	[130]	R	0x01	
Reserved		[129:128]			
Vendor Specific Fields	VENDOR_SPECIFIC_FIELD	[127:64]	Vendor specific		
Native sector size	NATIVE_SECTOR_SIZE	[63]	R	0x01	
Sector size emulation	USE_NATIVE_SECTOR	[62]	R/W	0x00	
Sector size	DATA_SECTOR_SIZE	[61]	R	0x00	
1st initialization after disabling sector size emulation	INI_TIMEOUT_EMU	[60]	R	0x0A	
Class 6 commands control	Class6_CTRL	[59]	R/W/E_P	0x00	
Number of addressed group to be Released	DYNCAP_NEEDED	[58]	R	0x00	
Exception events control	EXCEPTION_EVENTS_CTRL	[57:56]	R/W/E_P	0x0000	
Exception events status	EXCEPTION_EVENTS_STATUS	[55:54]	R	0x0000	
Extended Partitions Attribute	EXT_PARTITIONS_ATTRIBUTE	[53:52]	R/W	0x0000	
Context configuration	CONTEXT_CONF	[51:37]	R/W/E_P	0x00...00	
Packed command status	PACKED_COMMAND_STATUS	[36]	R	0x00	
Packed command failure index	PACKED_FAILURE_INDEX	[35]	R	0x00	

Name	Field	CSD slice	Cell Type	CSD value	Remark
Power Off Notification	POWER_OFF_NOTIFICATION	[34]	R/W/E_P	0x00	
Control to turn the Cache ON/OFF	CACHE_CTRL	[33]	R/W/E_P	0x00	
Flushing of the cache	FLUSH_CACHE	[32]	W/E_P	0x00	
Control to turn the barrier ON/OFF	BARRIER_CONTROL	[31]	R/W	0x00	
Mode config	MODE_CONFIG	[30]	R/W/E_P	0x00	
Mode operation codes	MODE_OPERATION_CODES	[29]	W/E_P	0x00	
Reserved		[28:27]			
FFU Status	FFU_STATUS	[26]	R	0x00	
Pre loading data size	PRE_LOADING_DATA_SIZE	[25:22]	R/W/E_P	0X00000000	
Max pre loading data size	MAX_PRE_LOADING_DATA_SIZE	[21:18]	R	16GB: 0x00EAD000 32GB: 0x01D1F000 64GB: 0x03A3E000	
Product state awareness enablement	PRODUCT_STATE_AWARENESS_ENABLEMENT	[17]	R/W/E & R	0x01	
Secure Removal Type	SECURE_REMOVAL_TYPE	[16]	R/W & R	0x0B	
Command Queue Mode Enable	CMDQ_MODE_EN	[15]	R/W/E_P	0x00	
Reserved		[14:0]			

- Reserved bits should read as "0"
- Obsolete values should be don't care

## 7.5. RCA (Relative card address)

The writable 16-bit relative card address (RCA) register carries the card address assigned by the host during the card identification. This address is used for the addressed host-card communication after the card identification procedure. The default value of the RCA register is 0x0001. The value 0x0000 is reserved to set all cards into the Stand-by State with CMD7.

## 7.6. DSR (Driver stage register)

It can be optionally used to improve the bus performance for extended operating conditions (depending on parameters like bus length, transfer rate or number of Devices). The CSD register carries the information about the DSR register usage. The default value of the DSR register is 0x404.

# **LPDDR4x Specification**

## **(x16)**

## 1. Functional Description

LPDDR4-SDRAM is a high-speed synchronous DRAM device internally configured with either 1 or 2 channels. Single-channel is comprised of 8-banks with from 1 Gb to 16 Gb per channel density. Dual-channel is comprised of 8-banks with from 2 Gb to 32 Gb per channel density. These devices contain the following number of bits:

Single-channel SDRAM devices contain the following number of bits:

1Gb has 1,073,741,824 bits  
 2Gb has 2,147,483,648 bits  
 3Gb has 3,221,225,472 bits  
 4Gb has 4,294,967,296 bits  
 6Gb has 6,442,450,944 bits  
 8Gb has 8,589,934,592 bits  
 12Gb has 12,884,901,888 bits  
 16Gb has 17,179,869,184 bits

Dual-channel SDRAM devices contain the following number of bits:

2Gb has 2,147,483,648 bits  
 4Gb has 4,294,967,296 bits  
 6Gb has 6,442,450,944 bits  
 8Gb has 8,589,934,592 bits  
 12Gb has 12,884,901,888 bits  
 16Gb has 17,179,869,184 bits  
 24Gb has 25,769,803,776 bits  
 32Gb has 34,359,738,368 bits

LPDDR4 devices use multi cycle of single data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 6-bit CA bus contains command, address and bank information. Each command uses two clock cycles, during which command information is transferred on positive edge of the corresponding clock.

These devices also use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an 16n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR4 SDRAM effectively consists of a single 16n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR4 SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the bank to be accessed. The address bits registered coincident with the Read, Write or Mask Write command are used to select the bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR4 SDRAM must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation

## 1.1. LPDDR4 SDRAM Addressing


Memory Density (per Die)		2Gb	4Gb	6Gb	8Gb	12Gb	16Gb
Memory Density (per channel)		1Gb	2Gb	3Gb	4Gb	6Gb	8Gb
Configuration		8 Mb x 16 DQ x 8 banks x 2 channels	16 Mb x 16 DQ x 8 banks x 2 channels	24 Mb x 16 DQ x 8 banks x 2 channels	32 Mb x 16 DQ x 8 banks x 2 channels	48Mb x 16DQ x 8 banks x 2 channels	64 Mb x 16 DQ x 8 banks x 2 channels
Number of Channels per die		2	2	2	2	2	2
Number of Banks per Channel		8	8	8	8	8	8
Array Pre-fetch (bits, per channel)		256	256	256	256	256	256
Number of Rows per Channel		8,192	16,384	24,576	32,768	49,152	65,536
Number of Columns (fetch boundaries)		64	64	64	64	64	64
Page Size (Bytes)		2048	2048	2048	2048	2048	2048
Channel Density (Bits per channel)		1,073,741,824	2,147,483,648	3,221,225,472	4,294,967,296	6,442,450,944	8,589,934,592
Total Density (Bits per die)		2,147,483,648	4,294,967,296	6,442,450,944	8,589,934,592	12,884,901,888	17,179,869,184
Bank Address		BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2
x16	Row Addresses	R0 - R12	R0 - R13	R0 - R14 (R13=0 when R14=1)	R0 - R14	R0 - R15 (R14=0 when R15=1)	R0 - R15
	Column Addresses	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9
Burst Starting Address Boundary		64-bit	64-bit	64-bit	64-bit	64-bit	64-bit

1. The lower two column addresses (C0-C1) are assumed to be "zero" and are not transmitted on the CA bus.
2. Row and Column address values on the CA bus that are not used for a particular density is required to at valid logic levels.
3. For non-binary memory densities, only half of the row address space is valid. When the MSB address bit is "HIGH", then the MSB-1 address bit must be "LOW".
4. The row address input which violates restriction described in note 3 in this table may result in undefined or vendor specific behavior. Consult memory vendor for more information.



The state diagram provides a simplified illustration of the bus interface, supported state transitions, and the commands that control them. For a complete description of device behavior, use the information provided in the state diagram with the truth tables and timing specifications. The truth tables describe device behavior and applicable restrictions when considering the actual state of all banks. For command descriptions, see the Commands and Timing section.





**Figure 2 - Simplified Bus Interface State Diagram**

#### Notes

1. From the Self-Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See the section on Self-Refresh for more information.
2. In IDLE state, all banks are pre-charged.
3. In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
4. In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
5. This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
6. States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).
7. The RESET<sub>n</sub> pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows RESET applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET<sub>n</sub>.

### 1.3. Power-up and Initialization

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values of the following MR settings are defined as following table.

**Table 1 - MRS defaults settings**

Item	MRS	Default setting	Description
FSP-OP/WR	MR13 OP[7:6]	00B	FS-OP/WR[0] are enabled
WLS	MR2 OP[6]	0B	Write Latency Set 0 is selected
WL	MR2 OP[5:3]	000B	WL = 4
RL	MR2 OP[2:0]	000B	RL = 6, nRTP = 8
nWR	MR1 OP[6:4]	000B	nWR = 6
DBI-WR/RD	MR3 OP[7:6]	00B	Write & Read DBI are disabled
CA ODT	MR11 OP[6:4]	000B	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000B	DQ ODT is disabled
VREF(CA) Setting	MR12 OP[6]	1B	VREF(CA) Range[1] enabled
VREF(CA) value	MR12 OP[5:0]	011101B	Range1: 50.3% of VDDQ
VREF(DQ) Setting	MR14 OP[6]	1B	VREF(DQ) Range[1] enabled
VREF(DQ) Value	MR14 OP[5:0]	011101B	Range1: 50.3% of VDDQ

#### 1.3.1. Voltage Ramp and Device Initialization

The following sequence shall be used to power up the LPDDR4 device. Unless specified otherwise, these steps are mandatory. Note that the power-up sequence of all channels must proceed simultaneously.

1. While applying power (after Ta), RESET\_n is recommended to be LOW ( $\leq 0.2 \times VDD2$ ) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while RESET\_n is held LOW. Power supply voltage ramp requirements are provided in Table "Voltage Ramp Conditions". VDD1 must ramp at the same time or earlier than VDD2. VDD2 must ramp at the same time or earlier than VDDQ.

**Table 2 - Voltage Ramp Conditions**

After	Applicable Conditions
Ta is reached	VDD1 must be greater than VDD2
	VDD2 must be greater than VDDQ - 200mV


**Notes**

1. Ta is the point when any power supply first reaches 300mV.
2. Voltage ramp conditions in above table apply between Ta and power-off (controlled or uncontrolled).
3. Tb is the point at which all supply and reference voltages are within their defined ranges.
4. Power ramp duration tINIT0 (Tb-Ta) must not exceed 20ms.
5. The voltage difference between any of VSS and VSSQ pins must not exceed 100mV.

2. Following the completion of the voltage ramp ( $T_b$ ), RESET\_n must be maintained LOW. DQ, DMI, DQS\_t and DQS\_c voltage levels must be between  $V_{ssq}$  and  $V_{ddq}$  during voltage ramp to avoid latch-up. CKE, CK\_t, CK\_c, CS\_n and CA input levels must be between  $V_{ss}$  and  $V_{DD2}$  during voltage ramp to avoid latch-up.

3. Beginning at  $T_b$ , RESET\_n must remain LOW for at least  $t_{INIT1}(T_c)$ , after which RESET\_n can be de-asserted to HIGH( $T_c$ ). At least 10ns before Reset\_n de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care".

**Figure 3 - Power Ramp and Initialization Sequence**



#### Notes

1. Training is optional and may be done at the system architects discretion. The training sequence after ZQ\_CAL Latch( $T_h$ , Sequence7~9) in the above figure, is simplified recommendation and actual training sequence may vary depending on systems.

4. After RESET\_n is de-asserted( $T_c$ ), wait at least  $t_{INIT3}$  before activating CKE. Clock(CK\_t,CK\_c) is required to be started and stabilized for  $t_{INIT4}$  before CKE goes active( $T_d$ ). CS is required to be maintained LOW when controller activates CKE.

5. After setting CKE high, wait minimum of  $t_{INIT5}$  to issue any MRR or MRW commands( $T_e$ ). For both MRR and MRW commands, the clock frequency must be within the range defined for  $t_{CKb}$ . Some AC parameters (for example,  $t_{DQSCK}$ ) could have relaxed timings (such as  $t_{DQSCKb}$ ) before the system is appropriately configured.

6. After completing all MRW commands to set the Pull-up, Pull-down and Rx termination values, the DRAM controller can issue ZQCAL Start command to the memory( $T_f$ ). This command is used to calibrate VOH level and output impedance over process, voltage and temperature. In systems where more than one LPDDR4 DRAM devices share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each LPDDR4 device. ZQ calibration sequence is completed after  $t_{ZQCAL}$  ( $T_g$ ) and the ZQCAL Latch command must be issued to update the DQ drivers and DQ+CA ODT to the calibrated values.

7. After  $t_{ZQLAT}$  is satisfied ( $T_h$ ) the command bus (internal VREF(CA), CS, and CA) should be trained for high-speed operation by issuing an MRW command (Command Bus Training Mode). This command is used to calibrate the device's internal VREF and align CS/CA with CK for high-speed operation. The LPDDR4 device will power-up with receivers configured for low-speed operations, and

VREF(CA) set to a default factory setting. Normal device operation at clock speeds higher than tCKb may not be possible until command bus training has been completed.

The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and outputs the results asynchronously on the DQ bus. See command bus training in the MRW section for information on how to enter/exit the training mode.

8. After command bus training, DRAM controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is high(Ti). See write leveling section for detailed description of write leveling entry and exit sequence. In write leveling mode, the DRAM controller adjusts write DQS\_t/\_c timing to the point where the LPDDR4 device recognizes the start of write DQ data burst with desired write latency.

9. After write leveling, the DQ Bus (internal VREF(DQ), DQS, and DQ) should be trained for high-speed operation using the MPC training commands and by issuing MRW commands to adjust VREF(DQ)(Tj). The LPDDR4 device will power-up with receivers configured for low-speed operations and VREF(DQ) set to a default factory setting. Normal device operation at clock speeds higher than tCKb should not be attempted until DQ Bus training has been completed. The MPC Read Calibration command is used together with MPC FIFO Write/Read commands to train DQ bus without disturbing the memory array contents. See DQ Bus Training section for detailed DQ Bus Training sequence.

10. At Tk the LPDDR4 device is ready for normal operation, and is ready to accept any valid command. Any more registers that have not previously been set up for normal operation should be written at this time.

**Table 3 - Initialization Timing Parameters**

Parameter	Value		Unit	Comment
	Min	Max		
tINIT0		20	ms	Maximum Voltage Ramp Time
tINIT1	200		us	Minimum RESET_n LOW time after completion of voltage ramp
tINIT2	10		ns	Minimum CKE LOW time before RESET_n goes HIGH
tINIT3	2		ms	Minimum CKE LOW time after RESET_n goes HIGH
tINIT4	5		tCK	Minimum stable clock before first CKE HIGH
tINIT5	2		us	Minimum idle time before first MRW/MRR command
tZQCAL	1		us	ZQ Calibration time
tZQLAT	Max(30ns,8tCK)		ns	ZQCAL latch quite time
tCKb	Note 1, 2	Note 1, 2	ns	Clock cycle time during boot

Notes

1. Min tCKb guaranteed by DRAM test is 18ns.
2. The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent

### 1.3.2. Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

1. Assert RESET\_n below  $0.2 \times VDD2$  anytime when reset is needed. RESET\_n needs to be maintained for minimum tPW\_RESET. CKE must be pulled LOW at least 10 ns before de-asserting RESET\_n.
2. Repeat steps 4 to 10 in "Voltage Ramp and Device Initialization" section.

**Table 4 - Reset Timing Parameter**

Parameter	Value		Unit	Comment
	Min	Max		
tPW_RESET	100	-	ns	Minimum RESET_n low time for Reset Initialization with stable power

### 1.3.3. Power-off Sequence

The following procedure is required to power off the device.

While powering off, CKE must be held LOW ( $\leq 0.2 \times VDD2$ ) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW. DQ, DMI, DQS\_t and DQS\_c voltage levels must be between VSSQ and VDDQ during voltage ramp to avoid latch-up. RESET\_n, CK\_t, CK\_c, CS and CA input levels must be between VSS and VDD2 during voltage ramp to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After TZ, the device is powered off.

**Table 5 - Power Supply Conditions for Power-off**

Between	Applicable Conditions
TX and TZ	VDD1 must be greater than VDD2
	VDD2 must be greater than VDDQ - 200mV

Notes

The voltage difference between any of VSS, VSSQ pins must not exceed 100mV

### 1.3.4. Uncontrolled Power-off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power supply current capacity must be at zero, except any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than  $0.5V/\mu s$  between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

**Table 6 - Timing Parameters for Power-off**

Symbol	Value		Unit	Comment
	Min	Max		
tPOFF	-	2	s	Maximum Power-off ramp time

## 1.4. Mode Register Definition

Table below shows the mode registers for LPDDR4 SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

**Table 7 - Mode Register Assignment**

MR#	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	Reserved	RFU		RZQI		RFU	Latency Mode	Refresh Mode
1	RPST	nWR (for AP)			RD-PRE	WR-PRE	BL	
2	WR Lev	WLS	WL			RL		
3	DBI-WR	DBI-RD	PDDS			PPRP	WR-PST	PU-CAL
4	TUF	Thermal Offset		PPRE	SR Abort	Refresh Rate		
5	LPDDR4 Manufacturer ID							
6	Revision ID-1							
7	Revision ID-2							
8	IO Width		Density				Type	
9	Vendor Specific Test Mode							
10	RFU							ZQ Reset
11	RFU	CA ODT			RFU	DQ ODT		
12	CBT Mode	VR-CA	VREF(CA)					
13	FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT
14	RFU	VR(DQ)	VREF(DQ)					
15	Lower Byte Invert for DQ Calibration							
16	PASR Bank Mask							
17	PASR Segment Mask							
18	DQS Oscillator Count - LSB							
19	DQS Oscillator Count - MSB							
20	Upper Byte Invert for DQ Calibration							
21	RFU							
22	RFU		ODTD-CA	ODTE-CS	ODTE-CK	CODT		
23	DQS Oscillator Interval Timer Run Time Setting							
24	TRR	TRR Bank Address			U-MAC	MAC Value		
25	Post Package Repair Resources							
26	Reserved for Future Use							
27	Reserved for Future Use							
28	Reserved for Future Use							
29	Reserved for Future Use							
30	Reserved for Future Use							
31	Reserved for Future Use							
32	See "DQ Calibration" section							
33:39	Do Not Use							
40	See "DQ Calibration" section							
41:47	Do Not Use							
48:63	Reserved for Future Use							

1. RFU bits should be set to '0' during mode register writes
2. RFU bits should be read as '0' during mode register reads
3. All mode registers that are specified as RFU or Write-only shall return undefined data when read and DQS\_t/DQS\_c shall be toggled
4. All mode registers that are specified as RFU shall not be written
5. See vendor device datasheet for details on vendor-specific mode registers
6. Writes to Read-only registers shall have no effect on the functionality of the device



### 1.4.1. MR0 Register Information (MA[5:0] = 00H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Reserved	RFU		RZQI		RFU	Latency Mode	Refresh Mode

Function	Register Type	Operand	Data	Notes
Refresh Mode	Read-only	OP[0]	0B: Both legacy & modified refresh mode supported 1B: Only modified refresh mode supported	
Latency Mode		OP[1]	0B: Device supports normal latency 1B: Device supports byte mode latency	5,6
RZQI (Built-in Self-Test for RZQ)		OP[4:3]	00B: RZQ Self-Test Not Supported 01B: ZQ pin may connect to VSSQ or float 10B: ZQ-pin may short to VDDQ 11B: ZQ-pin Self-Test Completed, no error condition detected (ZQ-pin may not connect to VSSQ or float, nor short to VDDQ)	1,2,3,4

#### Notes

- RZQI MR value, if supported, will be valid after the following sequence:
  - Completion of MPC ZQCAL Start command to either channel.
  - Completion of MPC ZQCAL Latch command to either channel then tZQLAT is satisfied. RZQI value will be lost after Reset.
- If the ZQ-pin is connected to VSSQ to set default calibration, OP[4:3] shall be set to 01B.  
If the ZQ-pin is not connected to VSSQ, either OP[4:3] = 01B or OP[4:3] = 10B might indicate might indicate a ZQ-pin assembly error.  
It is recommended that the assembly error is corrected.
- In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ Calibration commands. In either case, the device may not function as intended.
- If ZQ Self-Test returns OP[4:3] = 11B, the device has detected a resistor connected to the ZQ-pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e., 240 Ω ± 1%).
- See byte mode addendum spec for byte mode latency details.
- Byte mode latency for 2Ch. x16 device is only allowed when it is stacked in a same package with byte mode device.

## 1.4.2. MR1 Register Information (MA[5:0] = 01H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RPST	nWR (for AP)			RD-PRE	WR-PRE	BL	

Function	Register Type	Operand	Data	Notes
BL (Burst Length)	Write-only	OP[1:0]	00B: BL=16 Sequential (default) 01B: BL=32 Sequential 10B: BL=16 or 32 Sequential (on-the-fly) All Others: Reserved	1,7
WR-PRE (WR Pre-amble Length)		OP[2]	0B: Reserved 1B: WR Pre-amble = 2tCK (default)	5,6
RD-PRE (RD Pre-amble Type)		OP[3]	0B: RD Pre-amble = Static (default) 1B: RD Pre-amble = Toggle	3,5,6
nWR (Write-Recovery for Auto Pre-charge commands)		OP[6:4]	000B: nWR = 6 (default) 001B: nWR = 10 010B: nWR = 16 011B: nWR = 20 100B: nWR = 24 101B: nWR = 30 110B: nWR = 34 111B: nWR = 40	2,5,6
RPST (RD Post-amble Length)		OP[7]	0B: RD Post-amble = 0.5*tCK (default) 1B: RD Post-amble = 1.5*tCK	4,5,6

### Notes

- Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.
- The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto-precharge) enabled.
- For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" Pre-amble.
- OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS<sub>t</sub>. The optional postamble cycle is provided for the benefit of certain memory controllers.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be read from with an MRR command to this MR address.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail

### 1.4.2.1. Burst Sequence

**Table 8 - Burst Sequence for Read**

Burst Length	Burst Type	C4	C3	C2	C1	Co	Burst Cycle Number and Burst Address Sequence																															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	SEQ	V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
		V	0	1	0	0	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3																
		V	1	0	0	0	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7																
		V	1	1	0	0	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B																
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
		0	0	1	0	0	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
		0	1	0	0	0	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
		0	1	1	0	0	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
		1	0	0	0	0	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
		1	0	1	0	0	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3
		1	1	0	0	0	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7
		1	1	1	0	0	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B

**Notes**

1. C0-C1 are assumed to be '0', and are not transmitted on the command bus
2. The starting address is on 64-bit (4n) boundaries.

**Table 9 - Burst Sequence for Write**

Burst Length	Burst Type	C4	C3	C2	C1	Co	Burst Cycle Number and Burst Address Sequence																															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	SEQ	V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

**Notes**

1. C0-C1 are assumed to be '0', and are not transmitted on the command bus
2. The starting address is on 256-bit (16n) boundaries for Burst length 16.
3. The starting address is on 512-bit (32n) boundaries for Burst length 32.
4. C2-C3 shall be set to '0' for all Write operations.
5. C4=1 for Write is supported in SK hynix device.

### 1.4.3. MR2 Register Information (MA[5:0] = 02H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WR Lev	WLS	WL			RL		

Function	Register Type	Operand	Data	Notes
RL (Read latency)	Write only	OP[2:0]	<b>DBI Disable (MR3 OP[6]=0B)</b> 000B: RL= 6 & nRTP = 8 (Default) 001B: RL= 10 & nRTP = 8 010B: RL= 14 & nRTP = 8 011B: RL= 20 & nRTP = 8 100B: RL= 24 & nRTP = 10 101B: RL= 28 & nRTP = 12 110B: RL= 32 & nRTP = 14 111B: RL= 36 & nRTP = 16 <b>DBI Enable (MR3 OP[6]=1B)</b> 000B: RL= 6 & nRTP = 8 001B: RL= 12 & nRTP = 8 010B: RL= 16 & nRTP = 8 011B: RL= 22 & nRTP = 8 100B: RL= 28 & nRTP = 10 101B: RL= 32 & nRTP = 12 110B: RL= 36 & nRTP = 14 111B: RL= 40 & nRTP = 16	1,3,4
WL (Write latency)		OP[5:3]	<b>Set "A" (MR2 OP[6]=0B)</b> 000B: WL=4 (Default) 001B: WL=6 010B: WL=8 011B: WL=10 100B: WL=12 101B: WL=14 110B: WL=16 111B: WL=18 <b>Set "B" (MR2 OP[6]=1B)</b> 000B: WL=4 001B: WL=8 010B: WL=12 011B: WL=18 100B: WL=22 101B: WL=26 110B: WL=30 111B: WL=34	1,3,4
WLS (Write latency set)		OP[6]	0B: WL Set "A" (default) 1B: WL Set "B"	1,3,4
WR Lev (Write Leveling)		OP[7]	0B: Disabled (default) 1B: Enabled	2

#### Notes

- See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR/nRTP.

2. After a MRW to set the Write Leveling Enable bit (OP[7]=1B), the LPDDR4-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0B). No other commands are allowed until the Write Leveling Enable bit is cleared.
3. There are two physical registers assigned to each bit of this MR operand, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
4. There are two physical registers assigned to each bit of this MR operand, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

#### 1.4.4. MR3 Register Information (MA[5:0] = 03H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DBI-WR	DBI-RD	PDDS			PPRP	WR-PST	PU-CAL

Function	Register Type	Operand	Data	Notes
PU-CAL (Pull-up Calibration Point)	Write-only	OP[0]	0B: VDDQ*0.6 1B: VDDQ*0.5 (default)	1,4
WR-PST (Write Post-amble length)		OP[1]	0B: WR Post-amble = 0.5*tCK (default) 1B: WR Post-amble = 1.5*tCK (Vendor Specific)	2,3,5
Post Package Repair Protection		OP[2]	0B: PPR Protection Disabled (Default) 1B: PPR Protection Enabled	6
PDDS (Pull-down Drive Strength)		OP[5:3]	000B: RFU 001B: RZQ/1 010B: RZQ/2 011B: RZQ/3 100B: RZQ/4 101B: RZQ/5 110B: RZQ/6 (default) 111B: Reserved	1,2,3
DBI-RD (DBI-Read Enable)		OP[6]	0B: Disabled (default) 1B: Enabled	2,3
DBI-WR (DBI-WR Enable)		OP[7]	0B: Disabled (default) 1B: Enabled	2,3

##### Notes

1. All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
4. For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.
5. Refer to the supplier data sheet for vender specific function. 1.5\*tCK apply > 1.6GHz clock.
6. If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset. MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].

### 1.4.5. MR4 Register Information (MA[5:0] = 04H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TUF	Thermal Offset		PPRE	SR Abort	Refresh Rate		

Function	Register Type	Operand	Data	Notes
Refresh Rate	Read	OP[2:0]	000B: SDRAM Low temperature operating limit exceeded 001B: 4x refresh 010B: 2x refresh 011B: 1x refresh (default) 100B: 0.5x refresh 101B: 0.25x refresh, no de-rating 110B: 0.25x refresh, with de-rating 111B: SDRAM High temperature operating limit exceeded	1,2,3,4,7,8,9
Self Refresh Abort	Write	OP[3]	0B: Disabled (default) 1B: Enabled	9
PPRE (Post-package repair entry/exit)	Write	OP[4]	0B: Exit PPR mode (default) 1B: Enter PPR mode	5,9
Thermal Offset	Write	OP[6:5]	00B: No offset, 0-5°C gradient (default) 01B: 5°C offset, 5-10°C gradient 10B: 10°C offset, 10-15°C gradient 11B: Reserved	
TUF (Temperature Update Flag)	Read	OP[7]	0B: No change in OP[2:0] since last MR4 read (default) 1B: Change in OP[2:0] since last MR4 read	6,7,8

#### Notes

1. The refresh rate for each MR4-OP[2:0] setting applies to tREFI, tREFIpb, and tREFW. If OP[2]=0B, the device temperature is less or equal to 85°C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1, the device temperature is greater than 85°C.
2. At higher temperatures (>85°C), AC timing de-rating may be required. If de-rating is required the LPDDR4-SDRAM will set OP[2:0]=110B. See de-rating timing requirements in the AC Timing section.
3. DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
4. The device may not operate properly when OP[2:0]=000B or 111B.
5. Post-package repair can be entered or exited by writing to OP[4].
6. When OP[7]=1, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
7. OP[7]=0 at power-up. OP[2:0] bits are undefined at power-up.
8. See the section on "Temperature Sensor" for information on the recommended frequency of reading MR4.
9. OP[6:3] bits are that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register

#### 1.4.6. MR5 Register Information (MA[5:0] = 05H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
LPDDR4 Manufacturer ID							

Function	Register Type	Operand	Data	Notes
LPDDR4 Manufacturer ID	Read-only	OP[7:0]	00000110B : SK hynix	

#### 1.4.7. MR6 Register Information (MA[5:0] = 06H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Revision ID-1							

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-1	Read-only	OP[7:0]	00000000B: A-version 00000001B: B-version	1

Notes

1. Please contact SK hynix office for MR6 code for this device.

#### 1.4.8. MR7 Register Information (MA[5:0] = 07H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Revision ID-2							

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-1	Read-only	OP[7:0]	00000000B: A-version 00000001B: B-version	1

Notes

1. Please contact SK hynix office for MR7 code for this device.



#### 1.4.9. MR8 Register Information (MA[5:0] = 08H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
IO Width		Density				Type	

Function	Register Type	Operand	Data	Notes
Type	Read-only	OP[1:0]	00B: S16 SDRAM (16n pre-fetch) All Others: Reserved	
Density		OP[5:2]	0000B: 4Gb per die (2Gb per channel) 0001B: 6Gb per die (3Gb per channel) 0010B: 8Gb per die (4Gb per channel) 0011B: 12Gb per die (6Gb per channel) 0100B: 16Gb per die (8Gb per channel) 0101B: 24Gb per die (12Gb per channel) 0110B: 32Gb per die (16Gb per channel) 1100B: 2Gb per die (1Gb per channel) All Others: Reserved	
IO Width		OP[7:6]	00B: x16 (per channel) All Others: Reserved	

#### 1.4.10. MR9 Register Information (MA[5:0] = 09H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Vendor Specific Test Register							

##### Notes

- Only 00H should be written to this register.

#### 1.4.11. MR10 Register Information (MA[5:0] = 0AH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU							ZQ Reset

Function	Register Type	Operand	Data	Notes
ZQ Reset	Write-only	OP[0]	0B: Normal Operation (Default) 1B: ZQ Reset	1,2

##### Notes

- See the AC Timing tables for calibration latency and timing
- If the ZQ-pin is connected to VDDQ through RZQ, either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to VSS, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

### 1.4.12. MR11 Register Information (MA[5:0] = 0BH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	CA ODT			RFU	DQ ODT		

Function	Register Type	Operand	Data	Notes
DQ ODT (DQ Bus Receiver On-Die-Termination)	Write-only	OP[2:0]	000B: Disable (Default) 001B: RZQ/1 010B: RZQ/2 011B: RZQ/3 100B: RZQ/4 101B: RZQ/5 110B: RZQ/6 111B: RFU	1,2,3
CA ODT (CA Bus Receiver On-Die-Termination)		OP[6:4]	0000B: Disable (Default) 0001B: RZQ/1 0010B: RZQ/2 0011B: RZQ/3 0100B: RZQ/4 0101B: RZQ/5 0110B: RZQ/6 0111B: RFU	1,2,3

#### Notes

1. All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

### 1.4.13. MR12 Register Information (MA[5:0] = 0CH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
CBT Mode	VR-CA	VREF(CA)					

Function	Register Type	Operand	Data	Notes
VREF(CA) (VREF(CA) Setting)	Read/Write	OP[5:0]	000000B: -- Thru -- 110010B: See table below All Others: Reserved	1,2,3,5,6
VREF(CA) Range		OP[6]	0B: VREF(CA) Range[0] enabled 1B: VREF(CA) Range[1] enabled (default)	1,2,4,5,6
CBT Mode	Write	OP[7]	0B: Mode1 (Default) 1B: Mode2	7

#### Notes

1. This register controls the VREF(CA) levels. Refer to Table 3 for actual voltage of VREF(CA).
2. A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
3. A write to OP[5:0] sets the internal VREF(CA) level for FSP[0] when MR13 OP[6] = 0B, or sets FSP[1] when MR13 OP[6] = 1B. The time required for VREF(CA) to reach the set level depends on the step size from the current level to the new level. See the section on VREF(CA) training for more information.
4. A write to OP[6] switches the LPDDR4-SDRAM between two internal VREF(CA) ranges. The range (Range[0] or Range[1]) must be selected when setting the VREF(CA) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
7. This field can be activated in only Byte Mode: x8. Device.

**Table 10 - VREF Settings for Range[0] and Range[1]**

Function	Operand	Range[0] Values (% of VDDQ)		Range[1] Values (% of VDDQ)		Notes
VREF Settings for MR12	OP[5:0]	000000B: 15.0%	011010B: 30.5%	000000B: 32.9%	011010B: 48.5%	1,2,3
		000001B: 15.6%	011011B: 31.1%	000001B: 33.5%	011011B: 49.1%	
		000010B: 16.2%	011100B: 31.7%	000010B: 34.1%	011100B: 49.7%	
		000011B: 16.8%	011101B: 32.3%	000011B: 34.7%	011101B: 50.3%	
		000100B: 17.4%	011110B: 32.9%	000100B: 35.3%	011110B: 50.9%	
		000101B: 18.0%	011111B: 33.5%	000101B: 35.9%	011111B: 51.5%	
		000110B: 18.6%	100000B: 34.1%	000110B: 36.5%	100000B: 52.1%	
		000111B: 19.2%	100001B: 34.7%	000111B: 37.1%	100001B: 52.7%	
		001000B: 19.8%	100010B: 35.3%	001000B: 37.7%	100010B: 53.3%	
		001001B: 20.4%	100011B: 35.9%	001001B: 38.3%	100011B: 53.9%	
		001010B: 21.0%	100100B: 36.5%	001010B: 38.9%	100100B: 54.5%	
		001011B: 21.6%	100101B: 37.1%	001011B: 39.5%	100101B: 55.1%	
		001100B: 22.2%	100110B: 37.7%	001100B: 40.1%	100110B: 55.7%	
		001101B: 22.8%	100111B: 38.3%	001101B: 40.7%	001110B: 56.3%	
		001110B: 23.4%	101000B: 38.9%	41.3%	101000B: 56.9%	
		001111B: 24.0%	101001B: 39.5%	001111B: 41.9%	101001B: 57.5%	
		010000B: 24.6%	101010B: 40.1%	010000B: 42.5%	101010B: 58.1%	
		010001B: 25.1%	101011B: 40.7%	010001B: 43.1%	101011B: 58.7%	
		010010B: 25.7%	101100B: 41.3%	010010B: 43.7%	101100B: 59.3%	
		010011B: 26.3%	101101B: 41.9%	010011B: 44.3%	101101B: 59.9%	
		010100B: 26.9%	101110B: 42.5%	010100B: 44.9%	101110B: 60.5%	
		010101B: 27.5%	101111B: 43.1%	010101B: 45.5%	101111B: 61.1%	
		010110B: 28.1%	110000B: 43.7%	010110B: 46.1%	110000B: 61.7%	
		010111B: 28.7%	110001B: 44.3%	010111B: 46.7%	110001B: 62.3%	
		011000B: 29.3%	110010B: 44.9%	011000B: 47.3%	110010B: 62.9%	
		011001B: 29.9%	All Others: Reserved	011001B: 47.9%	All Others: Reserved	

**Notes**

1. These values may be used for MR12 OP[5:0] to set the VREF(CA) levels in the LPDDR4-SDRAM.
2. The range may be selected in the MR12 register by setting OP[6] appropriately.
3. The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.

#### 1.4.14. MR13 Register Information (MA[5:0] = 0DH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPRE-TR	CBT

Function	Register Type	Operand	Data	Notes
CBT (Command Bus Training)	Write-Only	OP[0]	0B: Normal Operation (default) 1B: Command Bus Training mode enabled	1
RPT (Read Preamble Training)		OP[1]	0B: Normal Operation (default) 1B: Read Preamble Training mode enabled	
VRO (Vref Output)		OP[2]	0B: Normal Operation (default) 1B: Output the VREF(CA) value on DQ[0] and the VREF(DQ) value on DQ[1]	2
VRCG (VREF Current Generator)		OP[3]	0B: Normal Operation (default) 1B: VREF Fast Response (high current) mode	3
RRO (Refresh Rate Option)		OP[4]	0B: Disable codes 001 and 010 in MR4 OP[2:0] 1B: Enable MR4 OP[2:0]	4,5
DMD (Data Mask Disable)		OP[5]	0B: Data Mask Operation Enabled (default) 1B: Data Mask Operation Disabled	6
FSP-WR (Frequency Set Point Write Enable)		OP[6]	0B: Frequency-Set-Point[0] (default) 1B: Frequency-Set-Point[1]	7
FSP-OP (Frequency Set Point Operation Mode)		OP[7]	0B: Frequency-Set-Point[0] (default) 1B: Frequency-Set-Point[1]	8

##### Notes

1. A write to set OP[0]=1 causes the LPDDR4-SDRAM to enter the Command bus training mode. When OP[0]=1 and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0) and return to normal operation. See the VREF(CA) training section for more information.
2. When set, the LPDDR4-SDRAM will output the VREF(CA) voltage on DQ[0] and the VREF(DQ) voltage on DQ[1]. Only the "active" frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal VREF levels.
3. When OP[3]=1, the VREF circuit uses a high-current mode to improve VREF settling time.
4. MR13 OP4 RRO bit is valid only when MR0 OP0 = 1. For LPDDR4 devices with MR0 OP0 = 0, MR4 OP[2:0] bits are not dependent on MR13 OP4.
5. When OP[4] = 0, only 001b and 010b in MR4 OP[2:0] are disabled. LPDDR4 devices must report 011b instead of 001b or 010b in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
6. When enabled (OP[5]=0B) data masking is enabled for the device. When disabled (OP[5]=1B), Masked Write Command is not allowed and it is illegal. See the Data Mask section for more information.
7. FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions: VREF(CA) Setting, VREF(CA) Range, VREF(DQ) Setting, VREF(DQ) Range, CA ODT Enable, CA ODT value, DQ ODT Enable, DQ ODT value, DQ Calibration Point, WL, RL, nWR, Read and Write Preamble, Read postamble, and DBI Enables.
8. FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions: VREF(CA) Setting, VREF(CA) Range, VREF(DQ) Setting, VREF(DQ) Range, CA ODT Enable, CA ODT value, DQ ODT Enable, DQ ODT value, DQ Calibration Point, WL, RL, nWR, Read and Write Preamble, Read postamble, and DBI Enables.

### 1.4.15. MR14 Register Information (MA[5:0] = 0EH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	VR(DQ)	VREF(DQ)					

Function	Register Type	Operand	Data	Notes
VREF(DQ) (VREF(DQ) Setting)	Read / Write	OP[5:0]	000000B: -- Thru -- 110010B: See table below All Others: Reserved	1,2,3,5, 6
VREF(DQ) Range		OP[6]	0B: VREF(DQ) Range[0] enabled 1B: VREF(DQ) Range[1] enabled (default)	1,2,4,5, 6

#### Notes

1. This register controls the VREF(DQ) levels for Frequency-Set-Point[1:0]. Values from either VR(dq)[0] or VR(dq)[1] may be selected by setting OP[6] appropriately.
2. A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
3. A write to OP[5:0] sets the internal VREF(DQ) level for FSP[0] when MR13 OP[6]=0B, or sets FSP[1] when MR13 OP[6]=1B. The time required for VREF(DQ) to reach the set level depends on the step size from the current level to the new level. See the section on VREF(DQ) training for more information.
4. A write to OP[6] switches the LPDDR4-SDRAM between two internal VREF(DQ) ranges. The range (Range[0] or Range[1]) must be selected when setting the VREF(DQ) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

**Table 11 - VREF Settings for Range[0] and Range[1]**

Function	Operand	Range[0] Values (% of VDDQ)		Range[1] Values (% of VDDQ)		Notes
VREF Settings for MR14	OP[5:0]	000000B: 15.0%	011010B: 30.5%	000000B: 32.9%	011010B: 48.5%	1,2,3
		000001B: 15.6%	011011B: 31.1%	000001B: 33.5%	011011B: 49.1%	
		000010B: 16.2%	011100B: 31.7%	000010B: 34.1%	011100B: 49.7%	
		000011B: 16.8%	011101B: 32.3%	000011B: 34.7%	011101B: 50.3%	
		000100B: 17.4%	011110B: 32.9%	000100B: 35.3%	011110B: 50.9%	
		000101B: 18.0%	011111B: 33.5%	000101B: 35.9%	011111B: 51.5%	
		000110B: 18.6%	100000B: 34.1%	000110B: 36.5%	100000B: 52.1%	
		000111B: 19.2%	100001B: 34.7%	000111B: 37.1%	100001B: 52.7%	
		001000B: 19.8%	100010B: 35.3%	001000B: 37.7%	100010B: 53.3%	
		001001B: 20.4%	100011B: 35.9%	001001B: 38.3%	100011B: 53.9%	
		001010B: 21.0%	100100B: 36.5%	001010B: 38.9%	100100B: 54.5%	
		001011B: 21.6%	100101B: 37.1%	001011B: 39.5%	100101B: 55.1%	
		001100B: 22.2%	100110B: 37.7%	001100B: 40.1%	100110B: 55.7%	
		001101B: 22.8%	100111B: 38.3%	001101B: 40.7%	100111B: 56.3%	
		001110B: 23.4%	101000B: 38.9%	001110B: 41.3%	101000B: 56.9%	
		001111B: 24.0%	101001B: 39.5%	001111B: 41.9%	101001B: 57.5%	
		010000B: 24.6%	101010B: 40.1%	010000B: 42.5%	101010B: 58.1%	
		010001B: 25.1%	101011B: 40.7%	010001B: 43.1%	101011B: 58.7%	
		010010B: 25.7%	101100B: 41.3%	010010B: 43.7%	101100B: 59.3%	
		010011B: 26.3%	101101B: 41.9%	010011B: 44.3%	101101B: 59.9%	
		010100B: 26.9%	101110B: 42.5%	010100B: 44.9%	101110B: 60.5%	
		010101B: 27.5%	101111B: 43.1%	010101B: 45.5%	101111B: 61.1%	
		010110B: 28.1%	110000B: 43.7%	010110B: 46.1%	110000B: 61.7%	
		010111B: 28.7%	110001B: 44.3%	010111B: 46.7%	110001B: 62.3%	
		011000B: 29.3%	110010B: 44.9%	011000B: 47.3%	110010B: 62.9%	
		011001B: 29.9%	All Others: Reserved	011001B: 47.9%	All Others: Reserved	

**Notes**

1. These values may be used for MR14 OP[5:0] to set the VREF(DQ) levels in the LPDDR4-SDRAM.
2. The range may be selected in the MR14 register by setting OP[6] appropriately.
3. The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency settings which may use different terminations values.

#### 1.4.16. MR15 Register Information (MA[5:0] = 0FH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Lower Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Notes
Lower Byte Invert for DQ Calibration	Write-Only	OP[7:0]	<p>The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane:</p> <p>0B: Do not invert 1B: Invert the DQ Calibration patterns in MR32 and MR40</p> <p>Default value for OP[7:0]=55H</p>	1,2,3

##### Notes

1. This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted.
2. DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40.
3. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

**Table 12 - MR15 Invert Register Pin Mapping**

Pin	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	No-invert	OP4	OP5	OP6	OP7



### 1.4.17. MR16 Register Information (MA[5:0] = 10H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PASR Bank Mask							

Function	Register Type	Operand	Data	Notes
Bank[7:0] Mask	Write-only	OP[7:0]	0B: Bank Refresh enabled (default) : Unmasked 1B: Bank Refresh disabled : Masked	1

OP[n]	Bank Mask	8-Bank SDRAM
0	xxxxxx1	Bank 0
1	xxxxxx1x	Bank 1
2	xxxxx1xx	Bank 2
3	xxxx1xxx	Bank 3
4	xxx1xxxx	Bank 4
5	xx1xxxxx	Bank 5
6	x1xxxxxx	Bank 6
7	1xxxxxxx	Bank 7

#### Notes

1. When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.
2. PASR bank masking is on a per channel basis. The two channels on the die may have different bank masking.

#### 1.4.18. MR17 Register Information (MA[5:0] = 11H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PASR Segment Mask							

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	0B: Segment Refresh enabled (default) 1B: Segment Refresh disabled	1

Segment	OP[n]	Segment Mask	2Gb per channel	3Gb per channel	4Gb per channel	6Gb per channel	8Gb per channel	12Gb per channel	16Gb per channel
			R13:R11	R14:R12	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14
0	0	xxxxxxx1	000B						
1	1	xxxxxx1x	001B						
2	2	xxxxx1xx	010B						
3	3	xxxx1xxx	011B						
4	4	xxx1xxxx	100B						
5	5	xx1xxxxx	101B						
6	6	x1xxxxxx	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>
7	7	1xxxxxxx	111 <sub>B</sub>		111 <sub>B</sub>		111 <sub>B</sub>		111 <sub>B</sub>

##### Notes

1. This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
2. PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking.
3. For 6Gb, 12Gb, and 24Gb densities, OP[7:6] must always be LOW (=00B).

#### 1.4.19. MR18 Register Information (MA[5:0] = 12H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS Oscillator Count - LSB							

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0:255 LSB DRAM DQS Oscillator Count	1,2,3

##### Notes

- MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

#### 1.4.20. MR19 Register Information (MA[5:0] = 13H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS Oscillator Count - MSB							

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0:255 MSB DRAM DQS Oscillator Count	1,2,3

##### Notes

- MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

#### 1.4.21. MR20 Register Information (MA[5:0] = 14H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Upper Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Notes
Upper Byte Invert for DQ Calibration	Write-Only	OP[7:0]	<p>The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane:</p> <p>0B: Do not invert 1B: Invert the DQ Calibration patterns in MR32 and MR40</p> <p>Default value for OP[7:0]=55H</p>	1,2

##### Notes

1. This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.
2. DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.
3. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

**Table 13 - MR20 Invert Register Pin Mapping**

Pin	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	No-invert	OP4	OP5	OP6	OP7

#### 1.4.22. MR21 Register Information (MA[5:0] = 15H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Vendor Specific Mode Register							

### 1.4.23. MR22 Register Information (MA[5:0] = 16H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU		ODTD-CA	ODTE-CS	ODTE-CK	SOC ODT		

Function	Register Type	Operand	Data	Notes
SoC ODT (Controller ODT Value for VOH calibration)	Write	OP[2:0]	000B: Disable (Default) 001B: RZQ/1 (illegal if MR3 OP[0]=0B) 010B: RZQ/2 011B: RZQ/3 (illegal if MR3 OP[0]=0B) 100B: RZQ/4 101B: RZQ/5 (illegal if MR3 OP[0]=0B) 110B: RZQ/6 (illegal if MR3 OP[0]=0B) 111B: RFU	1,2,3
ODTE-CK (CK ODT enabled for non-terminating rank)		OP[3]	ODT bond PAD is ignored 0B: ODT-CK Enable (Default) 1B: ODT-CK Disable	2,3,4
ODTE-CS (CS ODT enable for non-terminating rank)		OP[4]	ODT bond PAD is ignored 0B: ODT-CS Enable (Default) 1B: ODT-CS Disable	2,3,4
ODTD-CA (CA ODT termination disable)		OP[5]	ODT bond PAD is ignored 0B: ODT-CA Enable (Default) 1B: ODT-CA Disable	2,3,4

#### Notes

- All values are "typical".
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- The ODT\_CA pin is ignored by LPDDR4X devices. The ODT\_CA pin shall be connected to either VDD2 or Vss. CA/ CS/ CK ODT is fully controlled through MR11 and MR22. Before enabling CA termination via MR11, all ranks should have appropriate MR22 termination settings programmed.
- To ensure proper operation for x8\_2ch devices, OP[6] disabled CS/CA/CLK ODT of lower byte selected device regardless and MR22 OP[5:0] settings.
- To ensure proper operation for x8\_2ch devices, OP[7] disabled CS/CA/CLK ODT of upper byte selected device regardless MR11 and MR22 OP[5:0] settings.
- Upper [15:8] and lower [7:0] bytes are assigned by the manufacturer and cannot be assigned by the application.

#### 1.4.24. MR23 Register Information (MA[5:0] = 17H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS interval timer run time setting							

Function	Register Type	Operand	Data	Notes
DQS interval timer run time	Write-Only	OP[7:0]	00000000B: DQS timer stops via MPC Command (Default) 00000001B: DQS timer stops automatically at 16th clocks after timer start 00000010B: DQS timer stops automatically at 32nd clocks after timer start 00000011B: DQS timer stops automatically at 48th clocks after timer start 00000100B: DQS timer stops automatically at 64th clocks after timer start ----- Thru ----- 00111111B: DQS timer stops automatically at (63X16)th clocks after timer start 01XXXXXXB: DQS timer stops automatically at 2048th clocks after timer start 10XXXXXXB: DQS timer stops automatically at 4096th clocks after timer start 11XXXXXXB: DQS timer stops automatically at 8192nd clocks after timer start	1, 2

##### Note

1. MPC command with OP[6:0]=1001101B (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 00000000B.
2. MPC command with OP[6:0]=1001101B (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].

### 1.4.25. MR24 Register Information (MA[5:0] = 18H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TRR Mode	TRR Mode Bank Address			Unlimited	MAC Value		

Function	Register Type	Operand	Data	Notes
MAC Value	Read-Only	OP[2:0]	000B: Unknown when bit OP3 =0 (note 1) Unlimited when bit OP3=1 (note 2) 001B: 700K 010B: 600K 011B: 500K 100B: 400K 101B: 300K 110B: 200K 111B: Reserved	
Unlimited MAC		OP[3]	0B: OP[2:0] define MAC value 1B: Unlimited MAC value (note 2, note 3)	
TRR Mode BAn	Write-Only	OP[6:4]	000B: Bank 0 001B: Bank 1 010B: Bank 2 011B: Bank 3 100B: Bank 4 101B: Bank 5 110B: Bank 6 111B: Bank 7	
TRR Mode		OP[7]	0B: Disabled (default) 1B: Enabled	

#### Notes

1. Unknown means that the device is not tested for tMAC and pass/fail value in unknown.
2. There is no restriction to number of activates.
3. MR24 OP [2:0] is set to zero.



#### 1.4.26. MR25 Register Information (MA[5:0] = 19H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0

Function	Register Type	Operand	Data	Notes
PPR Resource	Read-Only	OP[7:0]	0B: PPR Resource is not available 1B: PPR Resource is available	

#### 1.4.27. MR26:31 Register Information (MA[5:0] = 1AH:1FH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Reserved							

#### 1.4.28. MR32 Register Information (MA[5:0] = 20H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ Calibration Pattern "A" (default = 5AH)							

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	XB: An MPC command with OP[6:0]=1000011B causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5AH" is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	

#### 1.4.29. MR33:39 Register Information (MA[5:0] = 21H:27H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Do Not Use							

### 1.4.30. MR40 Register Information (MA[5:0] = 28H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ Calibration Pattern "B" (default = 3CH)							

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write-Only	OP[7:0]	XB: A default pattern "3CH" is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. See MR32 for more information.	1,2,3,4

#### Notes

1. The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27H, then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111B.
2. MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR22 for more information. Data is never inverted on the DMI[1:0] pins.
3. The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3-OP[6].
4. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

## 2. LPDDR4 Command Definitions and Timing Diagrams

### 2.1. Activate Command

The ACTIVATE command is composed of two consecutive commands, Activate-1 command and Activate-2. Activate-1 command is issued by holding CS HIGH, CA0 HIGH and CA1 LOW at the first rising edge of the clock and Activate-2 command issued by holding CS HIGH, CA0 HIGH and CA1 HIGH at the first rising edge of the clock. The bank addresses BA0, BA1 and BA2 are used to select desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at  $t_{\text{RCD}}$  after the ACTIVATE command is issued. After a bank has been activated it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as  $t_{\text{RAS}}$  and  $t_{\text{RP}}$  respectively. The minimum time interval between ACTIVATE commands to the same bank is determined by the RAS cycle time of the device ( $t_{\text{RC}}$ ). The minimum time interval between ACTIVATE commands to different banks is  $t_{\text{RRD}}$ .




Figure 4 - Activate Command

### 2.2. 8-Bank Device Operation

Certain restrictions on operation of the 8-bank LPDDR4 devices must be observed. There are two rules: One rule restricts the number of sequential ACTIVATE commands that can be issued; the other provides more time for RAS precharge for a PRECHARGE ALL command. The rules are as follows:

**8 bank device Sequential Bank Activation Restriction:** No more than 4 banks may be activated (or refreshed, in the case of REFpb) in a rolling tFAW window. The number of clocks in a tFAW period is dependent upon the clock frequency, which may vary. If the clock frequency is not changed over this period, converting clocks is done by dividing tFAW[ns] by tCK[ns], and rounding up to the next integer value. As an example of the rolling window, if  $\text{RU}(t_{\text{FAW}}/t_{\text{CK}})$  is 10 clocks, and an ACTIVATE command is issued in clock n, no more than three further ACTIVATE commands can be issued at or between clock n + 1 and n + 9. REFpb also counts as

bank activation for purposes of tFAW. If the clock frequency is changed during the tFAW period, the rolling tFAW window may be calculated in clock cycles by adding up the time spent in each clock period. The tFAW requirement is met when the previous n clock cycles exceeds the tFAW time.

**The 8-Bank Device Precharge-All Allowance:** tRP for a PRECHARGE ALL command must equal tRPab, which is greater than tRPpb.




Figure 5 - tFAW Timing

## 2.3. Core Timing

**Table 14 - Core AC timing for x16 mode**

Parameter	Symbol	min max	Data Rate								Unit	Note
			533	1066	1600	2133	2667	3200	3733	4266		
ACTIVATE-to-ACTIVATE command period (same bank)	tRC	MIN	tRAS + tRPab (with all bank precharge) tRAS + tRPpb (with per bank precharge)								ns	
Minimum Self RefreshTime (Entry to Exit)	tSR	MIN	max(15ns, 3nCK)								ns	
Self Refresh exit to next valid command delay	tXSR	MIN	max(tRFCab + 7.5ns, 2nCK)								ns	
Exit Power-Down to next valid command delay	tXP	MIN	max(7.5ns, 5nCK)								ns	
CAS-to-CAS delay	tCCD	MIN	8								tCK(avg)	2
CAS to CAS delay Masked Write w/ECC	tCCDMW	min	4 * tCCD								tCK(avg)	
Internal READ to PRECHARGE command delay	tRTP	MIN	max(7.5ns, 8nCK)								ns	
RAS-to-CAS delay	tRCD	MIN	max(18ns, 4nCK)								ns	
Row precharge time (single bank)	tRPpb	MIN	max(18ns, 4nCK)								ns	
Row precharge time (all banks)	tRPab	MIN	max(21ns, 4nCK)								ns	
Row active time	tRAS	MIN	max(42ns, 3nCK)								ns	
		MAX	min(9 * tREFI * Refresh Rate, 70.2us)								us	3
WRITE recovery time	tWR	MIN	max(18ns, 6nCK)								ns	
WRITE-to-READ delay	tWTR	MIN	max(10ns, 8nCK)								ns	
Active bank-A to active bank-B	tRRD	MIN	max(10ns, 4nCK)								max(7.5ns, 4nCK) ns	
Precharge to Precharge Delay	tPPD	MIN	4								tCK(avg)	1
Four-bank ACTIVATE window	tFAW	MIN	40								30 ns	

**Notes**

1. Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
2. The value is based on BL16. For BL32 need additional 8 tCK (avg) delay.
3. Refresh Rate is specified by MR4 OP[2:0].

## 2.4. Read and Write Access Operations

After a bank has been activated, a read or write command can be executed. This is accomplished by asserting CKE asynchronously, with CS and CA[5:0] set to the proper state (see Command Truth Table) at a rising edge of CK.


The LPDDR4-SDRAM provides a fast column access operation. A single Read or Write command will initiate a burst read or write operation, where data is transferred to/from the DRAM on successive clock cycles. Burst interrupts are not allowed, but the optimal burst length may be set on the fly (see command truth table).

## 2.5. Read Preamble and Postamble


The DQS strobe for the LPDDR4-SDRAM requires a pre-amble prior to the first latching edge (the rising edge of DQS\_t with DATA "valid"), and it requires a post-amble after the last latching edge. The pre-amble and post-amble lengths are set via mode register writes (MRW).

For READ operations the pre-amble is  $2 \times tCK$ , but the pre-amble is static (no-toggle) or toggling, selectable via mode register.

LPDDR4 will have a DQS Read post-amble of  $0.5 \times tCK$  (or extended to  $1.5 \times tCK$ ). Standard DQS postamble will be  $0.5 \times tCK$  driven by the DRAM for Reads. A mode register setting instructs the DRAM to drive an additional (extended) one cycle DQS Read post-amble. The drawings below show examples of DQS Read post-amble for both standard (tRPST) and extended (tRPSTE) post-amble operation.



**Figure 6 - DQS Read Preamble and Postamble: Toggling Preamble and 0.5nCK Postamble**



**Figure 7 - DQS Read Preamble and Postamble: Static Preamble and 1.5nCK Postamble**



## 2.6. Burst Read Operation

A burst Read command is initiated with CKE, CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. The command address bus inputs determine the starting column address for the burst. The two low-order address bits are not transmitted on the CA bus and are implied to be "0", so that the starting burst address is always a multiple of four (ex. 0x0, 0x4, 0x8, 0xC). The read latency (RL) is defined from the last rising edge of the clock that completes a read command (Ex: the second rising edge of the CAS-2 command) to the rising edge of the clock from which the tDQSCK delay is measured. The first valid data is available  $RL * tCK + tDQSCK + tDQSQ$  after the rising edge of Clock that completes a read command. The data strobe output is driven tRPRE before the first valid rising strobe edge. The first data-bit of the burst is synchronized with the first valid (i.e. post-preamble) rising edge of the data strobe. Each subsequent dataout appears on each DQ pin, edge-aligned with the data strobe. At the end of a burst the DQS signals are driven for another half cycle post-amble, or for a 1.5-cycle postamble if the programmable post-amble bit is set in the mode register. The RL is programmed in the mode registers. Pin timings for the data strobe are measured relative to the cross-point of DQS\_t and DQS\_c.





Figure 8 - Burst Read Timing



The minimum time from a Burst Read command to a Write or MASK WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE or MASK WRITE latency is  $RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - WL + tWPRE$ .



45

## 2.7. Read Timing

The read timing is shown in following figure.





Figure 11 - Read Timing

## 2.8. tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Calculation

tHZ and tLZ transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ). This section shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ), by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single ended.


### 2.8.1. tLZ(DQS) and tHZ(DQS) Calculation for ATE (Automatic Test Equipment)



#### Note

1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQS<sub>t</sub> and DQS<sub>c</sub> = 50ohm to VSSQ.
3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.

**Figure 12 - tLZ(DQS) method for calculating transitions and end point**



Note


1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQS<sub>t</sub> and DQS<sub>c</sub> = 50ohm to VSSQ.
3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.

**Figure 13 - tHZ(DQS) method for calculating transitions and end point**

**Table 15 - Reference voltage for tLZ(DQS), tHZ(DQS) Timing Measurements**

Measured Parameter	Symbol	Vsw1 [V]	Vsw2 [V]
DQS <sub>c</sub> low-impedance time from CK <sub>t</sub> , CK <sub>c</sub>	tLZ(DQS)	0.4 x VOH	0.6 x VOH
DQS <sub>c</sub> high impedance time from CK <sub>t</sub> , CK <sub>c</sub>	tHZ(DQS)	0.4 x VOH	0.6 x VOH


## 2.8.2. tLZ(DQ) and tHZ(DQ) Calculation for ATE (Automatic Test Equipment)



### Note

1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQ and DMI = 50ohm to VSSQ.
3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.

**Figure 14 - tLZ(DQ) method for calculating transitions and end point**



Note

1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
2. Termination condition for DQ and DMI = 50ohm to VSSQ.
3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.


**Figure 15 - tHZ(DQ) method for calculating transitions and end point**

**Table 16 - Reference voltage for tLZ(DQS), tHZ(DQS) Timing Measurements**


Measured Parameter	Symbol	Vsw1 [V]	Vsw2 [V]
DQ low-impedance time from CK <sub>t</sub> , CK <sub>c</sub>	tLZ(DQ)	0.4 x VOH	0.6 x VOH
DQ high impedance time from CK <sub>t</sub> , CK <sub>c</sub>	tHZ(DQ)	0.4 x VOH	0.6 x VOH

### 2.8.3. tRPRE Calculation for ATE(Automatic Test Equipment)

The method for calculating differential pulse widths for tRPRE is shown in Figure below.



**Figure 16 - 18 Method for calculating tRPRE transitions and endpoints**



**Figure 17 - Method for calculating tRPRE transitions and endpoints**


**Table 17 - Reference Voltage for tRPRE Timing Measurements**

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Note
DQS_t, DQS_c differential Read Preamble	tRPRE	-(0.3 x VOH)	-(0.7 x VOH)	



## 2.8.4. tRPST Calculation for ATE(Automatic Test Equipment)

The method for calculating differential pulse widths for tRPST is shown in Figure 20.



Note

1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3.
2. Termination condition for DQS\_t, DQS\_c, DQ and DMI = 50ohm to VSSQ.
3. Read Postamble: 0.5tCK
4. The method for calculating differential pulse widths for 1.5 tCK Postamble is same as 0.5 tCK Postamble.

**Figure 18 - 20 Method for calculating tRPST transitions and endpoints**

**Table 18 - Reference Voltage for tRPST Timing Measurements**

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Note
DQS_t, DQS_c differential Read Postamble	tRPST	-(0.7 x VOH)	-(0.3 x VOH)	

**Table 19 - Read AC timing**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
Read preamble	tRPRE	min	1.8								tCK (avg)	
Read postamble	tRPST	min	0.4								tCK (avg)	
Extended Read postamble	tRPSTE	min	1.4								tCK (avg)	
DQ low-impedance time from CK_t, CK_c	tLZ(DQ)	Min	$(RL \times tCK) + tDQSCK(\text{Min}) - 200\text{ps}$								ps	
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	Max	$(RL \times tCK) + tDQSCK(\text{Max}) + tDQSQ(\text{Max}) + (BL/2 \times tCK) - 100\text{ps}$								ps	
DQS_c low-impedance time from CK_t, CK_c	tLZ(DQS)	Min	$(RL \times tCK) + tDQSCK(\text{Min}) - (tRPRE(\text{Max}) \times tCK) - 200\text{ps}$								ps	
DQS_c high impedance time from CK_t, CK_c	tHZ(DQS)	Max	$(RL \times tCK) + tDQSCK(\text{Max}) + (BL/2 \times tCK) + (RPST(\text{Max}) \times tCK) - 100\text{ps}$								ps	
DQS-DQ skew	tDQSQ	max	0.18								UI	

## 2.9. tDQSCK Timing Table

**Table 20 - tDQSCK AC timing**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
DQS Output Access Time from CK_t/CK_c	tDQSCK	min	1.5								ns	1
		max	3.5									
DQS Output Access Time from CK_t/CK_c - Temperature Variation	tDQSCK_temp	max	4								ps/°C	2
DQS Output Access Time from CK_t/CK_c - Voltage Variation	tDQSCK_volt	max	7								ps/mV	3

### Notes

1. Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.

2. tDQSCK\_temp max delay variation as a function of Temperature.

3. tDQSCK\_volt max delay variation as a function of DC voltage variation for  $V_{DDQ}$  and  $V_{DD2}$ . tDQSCK\_volt should be used to calculate timing variation due to  $V_{DDQ}$  and  $V_{DD2}$  noise < 20 MHz. Host controller do not need to account for any variation due to  $V_{DDQ}$  and  $V_{DD2}$  noise > 20 MHz.

The voltage supply noise must comply to the component Min-Max DC Operating conditions.

The voltage variation is defined as the  $\text{Max}[\text{abs}\{tDQSCKmin@V1-tDQSCKmax@V2\}, \text{abs}\{tDQSCKmax@V1-tDQSCKmin@V2\}]/\text{abs}\{V1-V2\}$ .

For tester measurement  $V_{DDQ} = V_{DD2}$  is assumed.

### 2.9.1. CK to DQS Rank to Rank Variation

**Table 21 - tDQSCK\_rank2rank AC timing**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
CK to DQS rank to Rank Variation	tDQSCK_rank2rank	max	1.0								ns	1,2

### Notes


1. The same voltage and temperature are applied to tDQSCK\_rank2rank.

2. tDQSCK\_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

The DQS strobe for the LPDDR4-SDRAM requires a pre-amble prior to the first latching edge (the rising edge of DQS\_t with DATA "valid"), and it requires a post-amble after the last latching edge. The pre-amble and post-amble lengths are set via mode register writes (MRW).

LPDDR4 will have a DQS Write post-amble of  $0.5 \cdot t_{CK}$  or extended to  $1.5 \cdot t_{CK}$ . Standard DQS post-amble will be  $0.5 \cdot t_{CK}$  driven by the memory controller for Writes. A mode register setting instructs the DRAM to drive an additional (extended) one cycle DQS Write post-amble. The drawings below show examples of DQS Write post-amble for both standard (tWPST) and extended (tWPSTE) post-amble operation.





**Figure 20 - DQS Write Preamble and Postamble: 1.5nCK Postamble**

## 2.11. Burst Write Operation

A burst WRITE command is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. Column addresses C[3:2] should be driven LOW for Burst WRITE commands, and column addresses C[1:0] are not transmitted on the CA bus (and are assumed to be zero), so that the starting column burst address is always aligned with a 32B boundary. The write latency (WL) is defined from the last rising edge of the clock that completes a write command (Ex: the second rising edge of the CAS-2 command) to the rising edge of the clock from which tDQSS is measured. The first valid "latching" edge of DQS must be driven  $WL * tCK + tDQSS$  after the rising edge of Clock that completes a write command.

The LPDDR4-SDRAM uses an un-matched DQS-DQ path for lower power, so the DQS-strobe must arrive at the SDRAM ball prior to the DQ signal by the amount of tDQS2DQ. The DQS-strobe output is driven tWPST before the first valid rising strobe edge. The tWPST pre-amble is required to be  $2 \times tCK$ . The DQS strobe must be trained to arrive at the DQ pad center-aligned with the DQ-data. The DQ-data must be held for tDIVW (data input valid window) and the DQS must be periodically trained to stay centered in the tDIVW window to compensate for timing changes due to temperature and voltage variation. Burst data is captured by the SDRAM on successive edges of DQS until the 16 or 32 bit data burst is complete. The DQS-strobe must remain active (toggling) for tWPST (WRITE post-amble) after the completion of the burst WRITE. After a burst WRITE operation, tWR must be satisfied before a PRECHARGE command to the same bank can be issued. Pin input timings are measured relative to the cross point of DQS<sub>t</sub> and DQS<sub>c</sub>.







Figure 21 - Burst Write Operation



# Note

1. BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
2. Din n = data-in to columnm n
3. The minimum number of clock cycles from the burst write command to the burst read command for any bank is  $[WL + 1 + BL/2 + RU(tWTR/tCK)]$ .
4. tWTR starts at the rising edge of CK after the last latching edge of DQS.
5. DES commands are shown for ease of illustration; other commands may be valid at these times.

 DONT CARE
  TIME BREAK

**Figure 22 - Burst Write Followed by Burst Read**

## 2.12. Write Timing

The write timing is shown in the following figure.





Figure 23 - Write Timing



### 2.12.1. tWPRE Calculation for ATE (Automated Test Equipment)

The method for calculating differential pulse widths for tWPRE is shown in the following figure.



Note

1. Termination condition for DQS\_t, DQS\_c, DQ and DMI = 50ohm to VSSQ.


**Figure 24 - Method for calculating tWPRE transitions and endpoints**

**Table 22 - Reference Voltage for tWPRE Timing Measurements**

Measured Parameter	Symbol	Vsw1 [V]	Vsw2 [V]
DQS_t, DQS_c differential Write Preamble	tWPRE	VIHL_AC x 0.3	VIHL_AC x 0.7

## 2.12.2. tWPST Calculation for ATE (Automatic Test Equipment)

The method for calculating differential pulse widths for tWPST is shown in the following figure.



### Note

1. Termination condition for DQS\_t, DQS\_c, DQ and DMI = 50ohm to VSSQ.
2. Write Postamble: 0.5tCK
3. The method for calculating differential pulse widths for 1.5 tCK Postamble is same as 0.5 tCK Postamble.

**Figure 25 - Method for calculating tWPST transitions and endpoints**

**Table 23 - Reference Voltage for tWPST Timing Measurements**

Measured Parameter	Symbol	Vsw1 [V]	Vsw2 [V]
DQS_t, DQS_c differential Write Preamble	tWPST	- (VIHL_AC x 0.7)	- (VIHL_AC x 0.3)

**Table 24 - Write AC timing**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
Write command to 1st DQS latching transition	tDQSS	Min	0.75								tCK (avg)	
		Max	1.25									
DQS input high-level width	tDQSH	Min	0.4								tCK (avg)	
DQS input low-level width	tDQSL	Min	0.4								tCK (avg)	
DQS falling edge to CK setup time	tDSS	Min	0.2								tCK (avg)	
DQS falling edge hold time from CK	tDSH	Min	0.2								tCK (avg)	
Write preamble	tWPRE	Min	1.8								tCK (avg)	
0.5 tCK Write postamble	tWPST	Min	0.4								tCK (avg)	1
1.5 tCK Write postamble	tWPST	Min	1.4								tCK (avg)	1

**Notes**

1. The length of Write Postamble depends on MR3 OP1 setting.

## 2.13. Read and Write Latencies

**Table 25 - Read and Write Latencies (Frequency Ranges for RL, WL, and nWR Settings)**

Read Latency		Write Latency		nWR	nRTP	Freq. limit (Greater than)	Freq. limit (Same or less than)	Notes
No DBI	w/ DBI	Set "A"	Set "B"					
6	6	4	4	6	8	10	266	1,2,3,4, 5,6
10	12	6	8	10	8	266	533	
14	16	8	12	16	8	533	800	
20	22	10	18	20	8	800	1066	
24	28	12	22	24	10	1066	1333	
28	32	14	26	30	12	1333	1600	
32	36	16	30	34	14	1600	1866	
36	40	18	34	40	16	1866	2133	
nCK	nCK	nCK	nCK	nCK	nCK	MHz	MHz	

### Notes

1. The LPDDR4-SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
2. DBI for Read operations is enabled in MR3-OP[6]. When MR3-OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3-OP[6]=1, then the "w/DBI" column should be used for Read Latency.
3. Write Latency Set "A" and Set "B" is determined by MR2-OP[6]. When MR2-OP[6]=0, then Write Latency Set "A" should be used. When MR2-OP[6]=1, then Write Latency Set "B" should be used.
4. The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Write burst with AP (auto-pre-charge) enabled. It is determined by RU(tWR/tCK).
5. The programmed value of nRTP is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Read burst with AP (auto-pre-charge) enabled. It is determined by RU(tRTP/tCK).
6. nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a pre-charge.

## 2.14. Write and Masked Write operation DQS controls (WDQS Control)

LPDDR4-SDRAMs support write and masked write operations with the following DQS controls. Before and after Write and Masked Write operations are issued, DQS\_t/DQS\_c is required to have a sufficient voltage gap to make sure the write buffers operating normally without any risk of metastability.

The LPDDR4-SDRAM is supported by either of two WDQS control modes

Mode 1: Read Based Control

Mode 2 : WDQS\_on / WDQS\_off definition based control


Regardless of ODT enable/disable, WDQS related timing described in 4.13 does not allow any change of existing command timing constraints for all read/write operations. In case of any conflict or ambiguity on the command timing constraints caused by what is specified in 4.13, the specifications defined in 4.38, Table 74 (or 4.13.1, and 4.13.2) should have higher priority than WDQS control requirements.

Some legacy products may not provide WDQS control described below. However, in order to prevent the write preamble related failure, it is strongly recommended to support either of two WDQS controls to LPDDR4-SDRAMs. In the case of legacy SoC which may not provide WDQS control modes, it is required to consult DRAM vendors to guarantee the write / masked write operation appropriately.

### 2.14.1. WDQS Control Mode 1 - Read Based Control

The LPDDR4-SDRAM needs to be guaranteed the differential WDQS, but the differential WDQS can be controlled as described below. WDQS control requirements here can be ignored while differential read DQS is operated or while DQS hands over from Read to Write and vice versa.

1. At the time a write / masked write command is issued, SoC makes the transition from driving DQS\_c high to driving differential DQS\_t/DQS\_c, followed by normal differential burst on DQS pins.
2. At the end of postamble of write / masked write burst, SoC resumes driving DQS\_c high through the subsequent states except for DQS toggling and DQS turn around time of WT-RD and RD-WT as long as CKE is high.
3. When CKE is low, the state of DQS\_t and DQS\_c is allowed to be "Don't Care".



## 2.14.2. WDQS Control Mode 2 - WDQS\_on/off

After write / masked write command is issued, DQS\_t and DQS\_c required to be differential from WDQS\_on, and DQS\_t and DQS\_c can be "Don't Care" status from WDQS\_off of write / masked write command. When ODT is enabled, WDQS\_on and WDQS\_off timing is located in the middle of the operations. When host disables ODT, WDQS\_on and WDQS\_off constraints conflict with tRTW. The timing does not conflict when ODT is enabled because WDQS\_on and WDQS\_off timing is covered in ODTLon and ODTLoff. However, regardless of ODT on/off, WDQS\_on/off timing below does not change any command timing constraints for all read and write operations. In order to prevent the conflict, WDQS\_on/off requirement can be ignored when WDQS\_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD). In addition, the period during DQS toggling caused by Read and Write can be counted as WDQS\_on/off.

### Parameters

- WDQS\_on: the max delay from write / masked write command to differential DQS\_t and DQS\_c.
  - WDQS\_off : the min delay for DQS\_t and DQS\_c differential input after the last write / masked write command.
  - WDQS\_Exception : the period where WDQS\_on and WDQS\_off timing is overlapped with read operation or with DQS turn around (RD-WT, WT-RD).
- WDQS\_Exception @ ODT disable =  $\max(WL - WDQS\_on + tDQSTA - tWPRE - n \cdot tCK, 0 \text{ tCK})$   
where RD to WT command gap =  $tRTW(\min)@ODT \text{ disable} + n \cdot tCK$
- WDQS\_Exception @ ODT enable = tDQSTA

**Table 26 - WDQS\_on / WDQS\_off Definition**

RL		WL		nWR	nRTP	WDQS_on (max)		WDQS_off (min)		Lower Clock Freq limit (>)	Upper Clock Freq limit (<=)
Set A	Set B	Set A	Set B			Set A	Set B	Set A	Set B		
6	6	4	4	6	8	0	0	15	15	10	266
10	12	6	8	10	8	0	0	18	20	266	533
14	16	8	12	16	8	0	6	21	25	533	800
20	22	10	18	20	8	4	12	24	32	800	1066
24	28	12	22	24	10	4	14	27	37	1066	1333
28	32	14	26	30	12	6	18	30	42	1333	1600
32	36	16	30	34	14	6	20	33	47	1600	1866
36	40	18	34	40	16	8	24	36	52	1866	2133
nCK	nCK	nCK	nCK	nCK	nCK	nCK	nCK	nCK	nCK	Mhz	Mhz

### Notes


1. WDQS\_on/off requirement can be ignored wWDQS\_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD).
2. The period DQS toggling caused by Read and Write can be counted as WDQS\_on/off.

	min	max	Unit
WDQS_On	-0.25	+0.25	tCK (avg)
WDQS_Off	-0.25	+0.25	tCK (avg)


Parameter	Description	Value	Unit	Note
tdQSTA	Turn-around time RDQS to WDQS for WDQS control case	TBD	-	1

1. tDQSTA is only applied to WDQS\_exception case when WDQS Control. Except for WDQS Control, tDQSTA can be ignored.





**Figure 27 - Burst Read followed by Burst Write or Burst Mask Write (ODT Disable)**



**Figure 28 - Burst Read followed by Burst Write or Burst Mask Write (ODT Enable)**



## 2.15. Postamble and Preamble merging behavior


The DQS strobe for the device requires a preamble prior to the first latching edge (the rising edge of DQS\_t with data valid), and it requires a postamble after the last latching edge. The preamble and postamble options are set via Mode Register Write commands.

In Read to Read or Write to Write operations with  $t_{CCD}=BL/2$ , postamble for 1st command and preamble for 2nd command will disappear to create consecutive DQS latching edge for seamless burst operations.


But in the case of Read to Read or Write to Write operations with command interval of  $t_{CCD}+1, t_{CCD}+2$ , etc., they will not completely disappear because it's not seamless burst operations.

Timing diagrams in this material describe Postamble and Preamble merging behavior in Read to Read or Write to Write operations with  $t_{CCD}+n$ .

### 2.15.1. Read to Read Operation




**Figure 29 - Seamless Reads Operation:  $t_{CCD} = \text{Min}$ , Preamble = Toggle, 1.5nCK Postamble**



- Note
1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 1.5nCK
  2. Dout n/m = data-out from column n and column m.
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.

/// DONT CARE >>> TIME BREAK


**Figure 30 - Consecutive Reads Operation: tCCD = Min+1, Preamble=Toggle, 1.5nCK Postamble**



- Note
1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 0.5nCK
  2. Dout n/m = data-out from column n and column m.
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.

/// DONT CARE >>> TIME BREAK

**Figure 31 - Consecutive Reads Operation: tCCD=Min+1, Preamble=Toggle, 0.5nCK Postamble**




#### Note

1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 1.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.

/// DONT CARE    >>> TIME BREAK

**Figure 32 - Consecutive Reads Operation: tCCD = Min + 1, Preamble = Static, 1.5nCK Postamble**




#### Note

1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 0.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.



/// DONT CARE    >>> TIME BREAK

**Figure 33 - Consecutive Reads Operation: tCCD = Min + 1, Preamble = Static, 0.5nCK Postamble**




#### Note

1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 1.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.

 DONT CARE
  TIME BREAK

**Figure 34 - Consecutive Reads Operation: tCCD = Min + 2, Preamble = Toggle, 1.5nCK Postamble**




#### Note


1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 0.5nCK
2. Dout n/m = data-out from column n and column m.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.

 DONT CARE
  TIME BREAK


**Figure 35 - Consecutive Reads Operation: tCCD = Min + 2, Preamble = Toggle, 0.5nCK Postamble**




**Figure 36 - Consecutive Reads Operation: tCCD = Min +2, Preamble = Static, 1.5nCK Postamble**




**Figure 37 - Consecutive Reads Operation: tCCD = Min +2, Preamble = Static, 0.5nCK Postamble**




**Figure 38 - Consecutive Reads Operation: tCCD = Min +3, Preamble = Toggle, 1.5nCK Postamble**



**Figure 39 - Consecutive Reads Operation: tCCD = Min +3, Preamble = Toggle, 0.5nCK Postamble**




**Figure 40 - Consecutive Reads Operation: tCCD = Min +3, Preamble = Static, 1.5nCK Postamble**




**Figure 41 - Consecutive Reads Operation: tCCD = Min +3, Preamble = Static, 0.5nCK Postamble**

## 2.15.2. Write to Write operation




**Figure 42 - Seamless Writes Operation: tCCD = Min, 0.5nCK Postamble**




**Figure 43 - Seamless Writes Operation: tCCD = Min, 1.5nCK Postamble, 533MHz < Clock Freq. ≤ 800MHz, ODT Worst Timing Case**






**Figure 44 - Seamless Writes Operation: tCCD = Min, 1.5nCK Postamble**




**Figure 45 - Consecutive Writes Operation: tCCD = Min + 1, 0.5nCK Postamble**



- Note
1. BL=16, Write Postamble = 1.5nCK
  2. Dout n/m = data-in to column n and column m.
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.

/// DON'T CARE    >>> TIME BREAK


**Figure 46 - Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 1, 1.5n\text{CK}$  Postamble**




- Note
1. BL=16, Write Postamble = 0.5nCK
  2. Dout n/m = data-in to column n and column m.
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.

/// DON'T CARE    >>> TIME BREAK


**Figure 47 - Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 2, 0.5n\text{CK}$  Postamble**




**Figure 48 - Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 2, 1.5nCK$  Postamble**



**Figure 49 - Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 3, 0.5nCK$  Postamble**



**Figure 50 - Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 3, 1.5n\text{CK}$  Postamble**



**Figure 51 - Consecutive Writes Operation:  $t_{CCD} = \text{Min} + 4, 1.5n\text{CK}$  Postamble**

## 2.16. Masked Write Operation

The LPDDR4-SDRAM requires that Write operations which include a byte mask anywhere in the burst sequence must use the Masked Write command. This allows the DRAM to implement efficient data protection schemes based on larger data blocks. The Masked Write-1 command is used to begin the operation, followed by a CAS-2 command. A Masked Write command to the same bank cannot be issued until  $t_{CCDMW}$  later, to allow the LPDDR4-SDRAM to finish the internal Read-Modify-Write. One Data Mask-Invert (DMI) pin is provided per byte lane, and the Data Mask-Invert timings match data bit (DQ) timing. See the section on "Data Mask Invert" for more information on the use of the DMI signal.




Figure 52 - Masked Write Command - Same Bank




Figure 53 - Masked Write Command - Different Bank

## 2.16.1. Masked Write Timing constraints

**Table 29 - Masked Write Timing constraints - Same bank : DQ ODT is Disabled**

Next CMD Current CMD	Activate	Read (BL16 or 32)	Write (BL16 or 32)	Masked Write	Precharge
Active	illegal	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRAS/tCK)
Read with BL = 16	illegal	8 <sup>1)</sup>	RL+RU(tDQSCK(max)/ tCK) + BL/2- WL+tWPRE+RD(tRPST)	RL+RU(tDQSCK(max)/ tCK) + BL/2- WL+tWPRE+RD(tRPST)	BL/2+max{(8, RU(tRTP/ tCK))-8}
Read with BL = 32	illegal	16 <sup>2)</sup>	RL+RU(tDQSCK(max)/ tCK) + BL/2- WL+tWPRE+RD(tRPST)	RL+RU(tDQSCK(max)/ tCK) + BL/2- WL+tWPRE+RD(tRPST)	BL/2+max{(8, RU(tRTP/ tCK))-8}
Write with BL = 16	illegal	WL+1+BL/2 +RU(tWTR/tCK)	8 <sup>1)</sup>	tCCDMW <sup>3)</sup>	WL+ 1 + BL/2+RU(tWR/ tCK)
Write with BL = 32	illegal	WL+1+BL/2 +RU(tWTR/tCK)	16 <sup>2)</sup>	tCCDMW +8 <sup>4)</sup>	WL+ 1 + BL/2+RU(tWR/ tCK)
Masked Write	illegal	WL+1+BL/2 +RU(tWTR/tCK)	tCCD	tCCDMW <sup>3)</sup>	WL+ 1 + BL/2 +RU(tWR/tCK)
Precharge	RU(tRP/tCK), RU(tRPab/tCK)	illegal	illegal	illegal	4

**Notes**

1. In the case of BL = 16, tCCD is 8\*tCK.
2. In the case of BL = 32, tCCD is 16\*tCK.
3. tCCDMW = 32\*tCK (4\*tCCD at BL=16)
4. Write with BL=32 operation has 8\*tCK longer than BL =16.
5. tRPST values depend on MR1-OP[7] respectively.

**Table 30 - Masked Write Timing constraints - Same bank : DQ ODT is Enabled**

Next CMD Current CMD	Activate	Read (BL16 or 32)	Write (BL16 or 32)	Masked Write	Precharge
Read with BL = 16	illegal	8 <sup>1)</sup>	RL+RU(tDQSCK(max)/ tCK)+BL/2+RD(tRPST)- ODTLon-RD(tODTon,min/ tCK)+1	RL+RU(tDQSCK(max)/ tCK)+BL/2+RD(tRPST)- ODTLon-RD(tODTon,min/ tCK)+1	BL/2+max{(8, RU(tRTP/ tCK))-8}
Read with BL = 32	illegal	16 <sup>2)</sup>	RL+RU(tDQSCK(max)/ tCK)+BL/2+RD(tRPST)- ODTLon-RD(tODTon,min/ tCK)+1	RL+RU(tDQSCK(max)/ tCK)+BL/2+RD(tRPST)- ODTLon-RD(tODTon,min/ tCK)+1	BL/2+max{(8, RU(tRTP/ tCK))-8}

**Notes**

1. In the case of BL = 16, tCCD is 8\*tCK.
2. In the case of BL = 32, tCCD is 16\*tCK.
3. The rest of the timing is same as DQ ODT is Disable case
4. tRPST values depend on MR1-OP[7] respectively.

**Table 31 - Masked Write Timing constraints - Different bank : DQ ODT is Disabled**

Next CMD Current CMD	Activate	Read (BL16 or 32)	Write (BL16 or 32)	Masked Write (BL16)	Precharge
Active	RU(tRRD/tCK)	4	4	4	2
Read with BL = 16	4	8 <sup>1)</sup>	RL+RU(tDQSCK(max)/ tCK) +BL/2- WL+tWPRE+RD(tRPST)	RL+RU(tDQSCK(max)/ tCK) +BL/2- WL+tWPRE+RD(tRPST)	2
Read with BL = 32	4	16 <sup>2)</sup>	RL+RU(tDQSCK(max)/ tCK) +BL/2- WL+tWPRE+RD(tRPST)	RL+RU(tDQSCK(max)/ tCK) +BL/2- WL+tWPRE+RD(tRPST)	2
Write with BL = 16	4	WL+1+BL/2 +RU(tWTR/tCK)	8 <sup>1)</sup>	8 <sup>1)</sup>	2
Write with BL = 32	4	WL+1+BL/2 +RU(tWTR/tCK)	16 <sup>2)</sup>	16 <sup>2)</sup>	2
Masked Write	4	WL+1+BL/2 +RU(tWTR/tCK)	8 <sup>1)</sup>	8 <sup>1)</sup>	2
Precharge	4	4	4	4	4

**Notes**

1. In the case of BL = 16, tCCD is 8\*tCK.
2. In the case of BL = 32, tCCD is 16\*tCK.
3. tRPST values depend on MR1-OP[7] respectively

**Table 32 - Masked Write Timing constraints - Different bank : DQ ODT is Enabled**

Next CMD Current CMD	Activate	Read (BL16 or 32)	Write (BL16 or 32)	Masked Write (BL16)	Precharge
Read with BL = 16	4	8 <sup>1)</sup>	RL+RU(tDQSCK(max)/tCK)+BL/ 2+RD(tRPST)-ODTLon- RD(tODTon,min/tCK)+1	RL+RU(tDQSCK(max)/tCK)+BL/ 2+RD(tRPST)-ODTLon- RD(tODTon,min/tCK)+1	2
Read with BL = 32	4	16 <sup>2)</sup>	RL+RU(tDQSCK(max)/tCK)+BL/ 2+RD(tRPST)-ODTLon- RD(tODTon,min/tCK)+1	RL+RU(tDQSCK(max)/tCK)+BL/ 2+RD(tRPST)-ODTLon- RD(tODTon,min/tCK)+1	2

**Notes**

1. In the case of BL = 16, tCCD is 8\*tCK.
2. In the case of BL = 32, tCCD is 16\*tCK.
3. The rest of the timing is same as DQ ODT is Disable case
4. tRPST values depend on MR1-OP[7] respectively.

## 2.17. LPDDR4 Data Mask (DM) and Data Bus Inversion (DBI<sub>dc</sub>) Function

LPDDR4 SDRAM supports the function of Data Mask and Data Bus inversion. Details are as follows:

- LPDDR4 device supports Data Mask (DM) function for Write operation.
- LPDDR4 device supports Data Bus Inversion (DBI<sub>dc</sub>) function for Write and Read operation.
- LPDDR4 supports DM and DBI<sub>dc</sub> function with a byte granularity.
- DBI<sub>dc</sub> function during Write or Masked Write can be enabled or disabled through MR3 OP[7].
- DBI<sub>dc</sub> function during Read can be enabled or disabled through MR3 OP[6].
- DM function during Masked Write can be enabled or disabled through MR13 OP[5].
- LPDDR4 device has one Data Mask Inversion (DMI) signal pin per byte; total of 2 DMI signals per channel.
- DMI signal is a bi-directional DDR signal and is sampled along with the DQ signals for Read and Write or Masked Write operation.

There are eight possible combinations for LPDDR4 device with DM and DBI<sub>dc</sub> function. Below table describes the functional behavior for all combinations.

**Table 33 - Function Behaviour of DMI Signal During Write, Masked Write and Read Operation**

DM Function	Write DBI <sub>dc</sub> Function	Read DBI <sub>dc</sub> Function	DMI Signal during Write Command	DMI Signal during Masked Write Command	DMI Signal during Read	DMI Signal during MPC [WR FIFO]	DMI Signal during MPC [RD FIFO]	DMI Signal during MPC [DQ Read calibration]	DMI Signal during MRR Command
Disable	Disable	Disable	Note: 1	Note: 1, 3	Note: 2	Note: 1	Note: 2	Note: 2	Note: 2
Disable	Enable	Disable	Note: 4	Note: 3	Note: 2	Note: 9	Note: 10	Note: 11	Note: 2
Disable	Disable	Enable	Note: 1	Note: 3	Note: 5	Note: 9	Note: 10	Note: 11	Note: 12
Disable	Enable	Enable	Note: 4	Note: 3	Note: 5	Note: 9	Note: 10	Note: 11	Note: 12
Enable	Disable	Disable	Note: 6	Note: 7	Note: 2	Note: 9	Note: 10	Note: 11	Note: 2
Enable	Enable	Disable	Note: 4	Note: 8	Note: 2	Note: 9	Note: 10	Note: 11	Note: 2
Enable	Disable	Enable	Note: 6	Note: 7	Note: 5	Note: 9	Note: 10	Note: 11	Note: 12
Enable	Enable	Enable	Note: 4	Note: 8	Note: 5	Note: 9	Note: 10	Note: 11	Note: 12


1. DMI input signal is a don't care. DMI input receivers are turned OFF.
2. DMI output drivers are turned OFF.
3. Masked Write Command is not allowed and is considered an illegal command as DM function is disabled.
4. DMI signal is treated as DBI signal and it indicates whether DRAM needs to invert the Write data received on DQs within a byte. The LPDDR4 device inverts Write data received on the DQ inputs in case DMI was sampled HIGH, or leaves the Write data non-inverted in case DMI was sampled LOW.
5. The LPDDR4 DRAM inverts Read data on its DQ outputs associated within a byte and drives DMI signal HIGH when the number of '1' data bits within a given byte lane is greater than four; otherwise the DRAM does not invert the read data and drives DMI signal LOW.
6. The LPDDR4 DRAM does not perform any mask operation when it receives Write command. During the Write burst associated with Write command, DMI signal must be driven LOW.
7. The LPDDR4 DRAM requires an explicit Masked Write command for all masked write operations. DMI signal is treated as DM signal and it indicates which bit time within the burst is to be masked. When DMI signal is HIGH, DRAM masks that bit time across all DQs associated within a byte. All DQ input signals within a byte are don't care (either HIGH or LOW) when DMI signal is HIGH. When DMI signal is LOW, the LPDDR4 DRAM does not perform mask operation and data received on DQ input is written to the array.
8. The LPDDR4 DRAM requires an explicit Masked Write command for all masked write operations. The LPDDR4 device masks the Write data received on the DQ inputs if the total count of '1' data bits on DQ[2:7] or DQ[10:15] (for Lower Byte or Upper Byte respectively) is equal to or greater than five and DMI signal is LOW. Otherwise the LPDDR4 DRAM does not perform mask operation and treats it as a legal DBI pattern; DMI signal is treated as DBI signal and data received on DQ input is written to the array.



9. DMI signal is treated as a training pattern. The LPDDR4 DRAM does not perform any mask operation and does not invert Write data received on the DQ inputs.
10. DMI signal is treated as a training pattern. The LPDDR4 DRAM returns DMI pattern written in WR FIFO.
11. DMI signal is treated as a training pattern. For more details, see 4.34, RD DQ Calibration.
12. DBI may apply or may not apply during normal MRR. It's vendor specific.


If read DBI is enable with MRS and vendor cannot support the DBI during MRR, DBI pin status should be low.

If read DBI is enable with MRS and vendor can support the DBI during MRR, the LPDDR4 DRAM inverts Mode Register Read data on its DQ outputs associated within a byte and drives DMI signal HIGH when the number of '1' data bits within a given byte lane is greater than four; otherwise the DRAM does not invert the read data and drives DMI signal LOW.



NOTES : 1. Data Mask (DM) is Enable: MR13 OP [5] = 0, Data BUS Inversion (DBI) Write is Enable: MR3 OP[7] = 1

**Figure 54 - Masked Write Command w/ Write DBI Enabled; DM Enabled**



NOTES : 1. Data Mask (DM) is Disable: MR13 OP [5] = 1, Data BUS Inversion (DBI) Write is Enable: MR3 OP[7] = 1

**Figure 55 - Write Command w/ Write DBI Enabled; DM Disabled**

## 2.18. Precharge Operation

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with CS, and CA[5:0] in the proper state as defined by the Command Truth Table. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. The AB flag and the bank address bit are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access tRPab after an all bank PRECHARGE command is issued, or tRPpb after a single-bank PRECHARGE command is issued.

To ensure that LPDDR4 devices can meet the instantaneous current demands, the row-precharge time for an all bank PRECHARGE (tRPab) is longer than the per bank precharge time (tRPpb).

**Table 34 - Precharge Bank Selection**

<b>AB (CA[5], R1)</b>	<b>BA2 (CA[2], R2)</b>	<b>BA1 (CA[1], R2)</b>	<b>BA0 (CA[0], R2)</b>	<b>Precharged Bank(s)</b>
0	0	0	0	Bank 0 Only
0	0	0	1	Bank 1 Only
0	0	1	0	Bank 2 Only
0	0	1	1	Bank 3 Only
0	1	0	0	Bank 4 Only
0	1	0	1	Bank 5 Only
0	1	1	0	Bank 6 Only
0	1	1	1	Bank 7 Only
1	Valid	Valid	Valid	All banks



## 2.18.2. Burst Write followed by Precharge

A Write Recovery time ( $t_{WR}$ ) must be provided before a PRECHARGE command may be issued. This delay is referenced from the next rising edge of  $CK\_t$  after the last latching DQS clock of the burst.

LPDDR4-SDRAM devices write data to the memory array in prefetch multiples (prefetch=16). An internal WRITE operation can only begin after a prefetch group has been clocked, so  $t_{WR}$  starts at the prefetch boundaries. The minimum WRITE-to-PRECHARGE time for commands to the same bank is  $WL + BL/2 + 1 + RU(t_{WR}/t_{CK})$  clock cycles.




Figure 58 - Burst Write followed by Precharge (Shown with BL16, 2tCK preamble)

### 2.18.3. Auto Precharge operation

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the Auto-Precharge function. When a READ, a WRITE or Masked Write command is issued to the device, the AP bit (CA5) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ, WRITE or Masked Write cycle.

If AP is LOW when the READ or WRITE command is issued, then the normal READ, WRITE or Masked Write burst operation is executed and the bank remains active at the completion of the burst.


If AP is HIGH when the READ, WRITE or Masked Write command is issued, the Auto-Precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

Read with Auto-Precharge or Write/Mask Write with Auto-Precharge commands may be issued after tRCD has been satisfied. The LPDDR4 SDRAM RAS Lockout feature will schedule the internal precharge to assure that tRAS is satisfied.

tRC needs to be satisfied prior to issuing subsequent Activate commands to the same bank.

Below Figure shows example of RAS lock function.

**Figure 59 - Command Input Timing with RAS lock**



- NOTES :
1. tCK(AVG) = 0.938ns, Data Rate = 2133Mbps, tRCD(Min) = Max(18ns, 4nCK), tRAS(Min) = Max(42ns, 3nCK), nRTP = 8nCK, BL = 32
  2. tRCD = 20nCK comes from Roundup(18ns/0.938ns)
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.



### 2.18.5. Burst Write with Auto-Precharge

If AP is HIGH when a WRITE command is issued, the WRITE with Auto-Precharge function is engaged. The device starts an Auto-Precharge on the rising edge  $t_{WR}$  cycles after the completion of the Burst WRITE.

Following a WRITE with Auto-Precharge, an ACTIVATE command can be issued to the same bank if the following conditions are met:

- The RAS precharge time ( $t_{RP}$ ) has been satisfied from the clock at which the Auto-Precharge began, and
- The RAS cycle time ( $t_{RC}$ ) from the previous bank activation has been satisfied.





Figure 62 - Burst Write with Auto-Precharge (Shown with BL16, 2tCK preamble)



## 2.18.6. Delay Time from Write to Read with Auto Precharge

In the case of write command followed by read with Auto-Precharge, controller must satisfy  $t_{WR}$  for the write command before initiating the DRAM internal Auto-Precharge. It means that  $(t_{WTR} + nRTP)$  should be equal or longer than  $(t_{WR})$  when BL setting is 16, as well as  $(t_{WTR} + nRTP + 8nCK)$  should be equal or longer than  $(t_{WR})$  when BL setting is 32. Refer to the following figure for details.



**Figure 63 - Delay time from Write to Read with Auto-Precharge**

**Table 35 - Timing Between Commands (Precharge and Auto-Precharge) - DQ ODT is Disabled**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
Read (BL16)	Precharge (to same bank as Read)	tRTP	tCK	1,6
	Precharge All	tRTP	tCK	1,6
Read (BL32)	Precharge (to same bank as Read)	8*tCK + tRTP	tCK	1,6
	Precharge All	8*tCK + tRTP	tCK	1,6
Read w/ AP (BL16)	Precharge (to same bank as Read w/ AP)	nRTP	tCK	1,10
	Precharge All	nRTP	tCK	1,10
	Activate (to same bank as Read w/ AP)	nRTP + tRPpb	tCK	1,8,10
	Write or Write w/ AP (same bank)	Illegal	-	3
	Masked Write or Masked Write w/ AP (same bank)	Illegal	-	
	Write or Write w/ AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)-WL+tWPRE	tCK	3,4,5
	Masked Write or Masked Write w/ AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)-WL+tWPRE	tCK	3,4,5
Read w/ AP (BL16)	Read or Read w/ AP (same bank)	Illegal	-	
	Read or Read w/ AP (different bank)	BL/2	tCK	3
Read w/ AP (BL32)	Precharge (to same bank as Read w/ AP)	8*tCK + nRTP	tCK	1,10
	Precharge All	8*tCK + nRTP	tCK	1,10
	Activate (to same bank as Read w/ AP)	8*tCK + nRTP + tRPpb	tCK	1,8,10
	Write or Write w/ AP (same bank)	Illegal	-	
	Masked Write or Masked Write w/ AP (same bank)	Illegal	-	
	Write or Write w/ AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)-WL+tWPRE	tCK	3,4,5
	Masked Write or Masked Write w/ AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)-WL+tWPRE	tCK	3,4,5
	Read or Read w/ AP (same bank)	Illegal	-	
	Read or Read w/ AP (different bank)	BL/2	tCK	3
Write (BL16 & BL32)	Precharge (to same bank as Masked Write)	WL + BL/2 + tWR + 1	tCK	1,7
	Precharge All	WL + BL/2 + tWR + 1	tCK	1,7
Masked Write (BL16)	Precharge (to same bank as Masked Write)	WL + BL/2 + tWR + 1	tCK	1,7
	Precharge All	WL + BL/2 + tWR + 1	tCK	1,7

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
Write w/ AP (BL16 & BL32)	Precharge (to same bank as Write w/ AP)	$WL + BL/2 + nWR + 1$	tCK	1,11
	Precharge All	$WL + BL/2 + nWR + 1$	tCK	1,11
	Activate (to same bank as Write w/ AP)	$WL + BL/2 + nWR + 1 + tRPpb$	tCK	1,8,11
	Write or Write w/ AP (same bank)	Illegal	-	
	Write or Write w/ AP (different bank)	$BL/2$	tCK	3
	Masked-Write or Masked-Write w/ AP (different bank)	$BL/2$	tCK	3
	Read or Read w/ AP (same bank)	Illegal	-	
	Read or Read w/ AP (different bank)	$WL + BL/2 + tWTR + 1$	tCK	3,9
Masked Write w/ AP (BL16)	Precharge (to same bank as Masked Write w/ AP)	$WL + BL/2 + nWR + 1$	tCK	1,11
	Precharge all	$WL + BL/2 + nWR + 1$	tCK	1,11
	Activate (to same bank as Masked Write w/ AP)	$WL + BL/2 + nWR + 1 + tRPpb$	tCK	1,8,11
	Write or Write w/ AP (same bank)	Illegal	-	
	Masked Write or Masked Write w/ AP (same bank)	Illegal	-	
	Write or Write w/ AP (different bank)	$BL/2$	tCK	3
	Masked Write or Masked Write w/ AP (different bank)	$BL/2$	tCK	3
	Read or Read w/ AP (same bank)	Illegal	-	
	Read or Read w/ AP (different bank)	$WL + BL/2 + tWTR + 1$	tCK	3,9
Precharge	Precharge (to same bank as Precharge)	4	tCK	1
	Precharge All	4	tCK	1
Precharge All	Precharge	4	tCK	1
	Precharge All	4	tCK	1

#### Notes

- For a given bank, the precharge period should be counted from the latest precharge command, whether per-bank or all-bank, issued to that bank. The precharge period is satisfied tRP after that latest precharge command.
- Any command issued during the minimum delay time as specified in the table above is illegal.
- After READ w/AP, seamless read operations to different banks are supported. After WRITE w/AP or Masked Write w/AP, seamless write operations to different banks are supported. READ, WRITE, and Masked Write operations may not be truncated or interrupted.
- tRPST values depend on MR1 OP[7] respectively
- tWPRE values depend on MR1 OP[2] respectively
- Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tRTP(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tRTP[ns] / tCK[ns])
- Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tWR(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tWR[ns] / tCK[ns])
- Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tRPpb(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tRPpb[ns] / tCK[ns])
- Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tWTR(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tWTR[ns] / tCK[ns])
- For Read w/AP the value is nRTP which is defined in Mode Register 2.
- For Write w/AP the value is nWR which is defined in Mode Register 1.

**Table 36 - Timing Between Commands (Precharge and Auto-Precharge) - DQ ODT is Enabled**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
Read w/ AP (BL16)	Write or Write w/ AP (different bank)	$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODTLon - RD(tODTon, min/tCK) + 1$	tCK	2,3
	Masked Write or Masked Write w/ AP (different bank)	$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODTLon - RD(tODTon, min/tCK) + 1$	tCK	2,3
Read w/ AP (BL32)	Write or Write w/ AP (different bank)	$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODTLon - RD(tODTon, min/tCK) + 1$	tCK	2,3
	Masked Write or Masked Write w/ AP (different bank)	$RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODTLon - RD(tODTon, min/tCK) + 1$	tCK	2,3

**Notes**

1. The rest of Precharge and Auto-Precharge timings are as same as DQ ODT disabled case.
2. After READ w/AP, seamless read operations to different banks are supported. READ, WRITE, and Masked Write operations may not be truncated or interrupted.
3. tRPST values depend on MR1 OP[7] respectively.

## 2.19. Refresh command

The REFRESH command is initiated with CS HIGH, CA0 LOW, CA1 LOW, CA2 LOW, CA3 HIGH and CA4 LOW at the first rising edge of the clock. Per-bank REFRESH is initiated with CA5 LOW at the first rising edge of the clock. All-bank REFRESH is initiated with CA5 HIGH at the first rising edge of the clock.

A per-bank REFRESH command (REFpb) is performed to the bank address as transferred on CA0, CA1 and CA2 at the second rising edge of the clock. Bank address BA0 is transferred on CA0, bank address BA1 is transferred on CA1 and bank address BA2 is transferred on CA2. A per-bank REFRESH command (REFpb) to the eight banks can be issued in any order. e.g. REFpb commands are issued in the following order: 1-3-0-2-4-7-5-6. After the eight banks have been refreshed using the per-bank REFRESH command the controller can send another set of per-bank REFRESH commands in the same order or a different order. e.g. REFpb commands are issued in the following order that is different from the previous order: 7-1-3-5-0-4-2-6. One of the possible order can also be a sequential round robin: 0-1-2-3-4-5-6-7. It is illegal to send a per-bank REFRESH command to the same bank unless all eight banks have been refreshed using the per-bank REFRESH command. The count of eight REFpb commands starts with the first REFpb command after a synchronization event.

The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon asserting RESET\_n or at every exit from self refresh. REFab command also synchronizes the counter between the controller and SDRAM to zero. The SDRAM device can be placed in self-refresh or a REFab command can be issued at any time without cycling through all eight banks using per-bank REFRESH command. After the bank count is synchronized to zero the controller can issue per-bank REFRESH commands in any order as described in the previous paragraph.

A REFab command issued when the bank counter is not zero will reset the bank counter to zero and the DRAM will perform refreshes to all banks as indicated by the row counter. If another refresh command (REFab or REFpb) is issued after the REFab command then it uses an incremented value of the row counter.

The table below shows examples of both bank and refresh counter increment behavior.

**Table 37 - Bank and Refresh counter increment behavior**

#	Sub #	Command	BA0	BA1	BA2	Refresh Bank#	Bank Counter #	Ref Counter # (Row Address #)
0	0	Reset, SRX or REFab					To 0	-
1	1	REFpb	0	0	0	0	0 to 1	n
2	2	REFpb	0	0	1	1	1 to 2	
3	3	REFpb	0	1	0	2	2 to 3	
4	4	REFpb	0	1	1	3	3 to 4	
5	5	REFpb	1	0	0	4	4 to 5	
6	6	REFpb	1	0	1	5	5 to 6	
7	7	REFpb	1	1	0	6	6 to 7	
8	8	REFpb	1	1	1	7	7 to 0	
9	1	REFpb	1	1	0	6	0 to 1	n + 1
10	2	REFpb	1	1	1	7	1 to 2	
11	3	REFpb	0	0	1	1	2 to 3	
12	4	REFpb	0	1	1	3	3 to 4	
13	5	REFpb	1	0	1	5	4 to 5	
14	6	REFpb	0	1	0	2	5 to 6	
15	7	REFpb	0	0	0	0	6 to 7	
16	8	REFpb	1	0	0	4	7 to 0	
17	1	REFpb	0	0	0	0	0 to 1	n + 2
18	2	REFpb	0	0	1	1	1 to 2	
19	3	REFpb	0	1	0	2	2 to 3	
24	0	REFab	V	V	V	0~7	To 0	n + 2
25	1	REFpb	1	1	0	6	0 to 1	n + 3
26	2	REFpb	1	1	1	7	1 to 2	
Snip								

A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions are met:

- tRFCab has been satisfied after the prior REFab command
- tRFCpb has been satisfied after the prior REFpb command
- tRP has been satisfied after the prior PRECHARGE command to that bank
- tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command).

The target bank is inaccessible during per-bank REFRESH cycle time (tRFCpb), however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or a WRITE command. When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, these conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command
- tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank
- tRRD must be satisfied before issuing an ACTIVATE command to a different bank
- tRFCpb must be satisfied before issuing another REFpb command.

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE-all command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied following the prior REFab command
- tRFCpb has been satisfied following the prior REFpb command
- tRP has been satisfied following the prior PRECHARGE commands.

When an all-bank refresh cycle has completed, all banks will be idle. After issuing REFab:


- tRFCab latency must be satisfied before issuing an ACTIVATE command
- tRFCab latency must be satisfied before issuing a REFab or REFpb command.

**Table 38 - REFRESH Command Scheduling Separation requirements**

Symbol	minimum delay from	to	Notes
tRFCab	REFab	REFab	
		Activate command to any bank	
		REFpb	
tRFCpb	REFpb	REFab	
		Activate command to same bank as REFpb	
		REFpb	
tRRD	REFpb	Activate command to different bank than REFpb	
	Activate	REFpb	1
		Activate command to different bank than prior Activate command	


Notes

1. A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited; REFpb is supported only if it affects a bank that is in the idle state.



- NOTES : 1. DES commands are shown for ease of illustration; other commands may be valid at these times.  
2. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.


**Figure 64 - All-Bank REFRESH Operation**



- NOTES : 1. DES commands are shown for ease of illustration; other commands may be valid at these times.  
2. In the beginning of this example, the REFpb bank is pointing to bank 0.  
3. Operations to banks other than the bank being refreshed are supported during the tpbR2pbR period.  
4. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.

**Figure 65 - Per Bank Refresh to a different bank Operation**





- NOTES :
1. DES commands are shown for ease of illustration; other commands may be valid at these times.
  2. In the beginning of this example, the REFpb bank is pointing to bank 0.
  3. Operations to banks other than the bank being refreshed are supported during the tRFCpb period.
  4. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.

**Figure 66 - Per Bank Refresh to the same bank Operation**

In general, a Refresh command needs to be issued to the LPDDR4 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 Refresh commands can be postponed during operation of the LPDDR4 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed and maximum number of pulled-in or postponed REF command is dependent on refresh rate. It is described in the table below. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to  $9 \times \text{tREFI}$ . A maximum of 8 additional Refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to  $9 \times \text{tREFI}$ .

At any given time, a maximum of 16 REF commands can be issued within  $2 \times t_{REFI}$ . Self-Refresh Mode may be entered with a maximum of eight Refresh commands being postponed. After exiting Self-Refresh Mode with one or more Refresh commands postponed, additional Refresh commands may be postponed to the extent that the total number of postponed Refresh commands (before and after the Self-Refresh) will never exceed eight. During Self-Refresh Mode, the number of postponed or pulled-in REF commands does not change.

And for per bank refresh, a maximum  $8 \times 8$  per bank refresh commands can be postponed or pulled in for scheduling efficiency. At any given time, a maximum of  $2 \times 8 \times 8$  per bank refresh commands can be issued within  $2 \times t_{REFI}$ .

**Table 39 - Legacy Refresh Command Timing Constraints**


MR4 OP[2:0]	Refresh rate	Max. No. of pulled in or postponed REFab	Max. interval between two REFab	Max. No. of REFab within $\max(2 \times t_{REFI} \times \text{Refresh rate multiplier}, 16 \times t_{RFC})$	Per-bank Refresh
000B	Low Temp. Limit	N/A	N/A	N/A	N/A
001B	$4 \times t_{REFI}$	8	$9 \times 4 \times t_{REFI}$	16	1/8 of REFab
010B	$2 \times t_{REFI}$	8	$9 \times 2 \times t_{REFI}$	16	1/8 of REFab
011B	$1 \times t_{REFI}$	8	$9 \times t_{REFI}$	16	1/8 of REFab
100B	$0.5 \times t_{REFI}$	8	$9 \times 0.5 \times t_{REFI}$	16	1/8 of REFab
101B	$0.25 \times t_{REFI}$	8	$9 \times 0.25 \times t_{REFI}$	16	1/8 of REFab
110B	$0.25 \times t_{REFI}$	8	$9 \times 0.25 \times t_{REFI}$	16	1/8 of REFab
111B	High Temp. Limit	N/A	N/A	N/A	N/A

**Table 40 - Modified Refresh Command Timing Constraints**


MR4 OP[2:0]	Refresh rate	Max. No. of pulled in or postponed REFab	Max. interval between two REFab	Max. No. of REFab within $\max(2 \times t_{REFI} \times \text{Refresh rate multiplier}, 16 \times t_{RFC})$	Per-bank Refresh
000B	Low Temp. Limit	N/A	N/A	N/A	N/A
001B	$4 \times t_{REFI}$	2	$3 \times 4 \times t_{REFI}$	4	1/8 of REFab
010B	$2 \times t_{REFI}$	4	$5 \times 2 \times t_{REFI}$	8	1/8 of REFab
011B	$1 \times t_{REFI}$	8	$9 \times t_{REFI}$	16	1/8 of REFab
100B	$0.5 \times t_{REFI}$	8	$9 \times 0.5 \times t_{REFI}$	16	1/8 of REFab
101B	$0.25 \times t_{REFI}$	8	$9 \times 0.25 \times t_{REFI}$	16	1/8 of REFab
110B	$0.25 \times t_{REFI}$	8	$9 \times 0.25 \times t_{REFI}$	16	1/8 of REFab
111B	High Temp. Limit	N/A	N/A	N/A	N/A

#### Notes

- For any thermal transition phase where Refresh mode is transitioned to either  $2 \times t_{REFI}$  or  $4 \times t_{REFI}$ , DRAM will support the previous postponed refresh requirement provided the number of postponed refreshes is monotonically reduced to meet the new requirement. However, the pulled-in refresh commands in previous thermal phase are not applied in new thermal phase. Entering new thermal phase the controller must count the number of pulled-in refresh commands as zero, regardless of remaining pulled-in refresh commands in previous thermal phase.
- LPDDR4 devices are refreshed properly if memory controller issues refresh commands with same or shorter refresh period than reported by MR4 OP[2:0]. If shorter refresh period is applied, the corresponding requirements from Table apply. For example, when MR4 OP[2:0]=001B, controller can be in any refresh rate from  $4 \times t_{REFI}$  to  $0.25 \times t_{REFI}$ . When MR4 OP[2:0]=010B, the only prohibited refresh rate is  $4 \times t_{REFI}$ .




**Figure 67 - Postponing Refresh Commands (Example)**




**Figure 68 - Pulling-in Refresh Commands (Example)**

### 2.19.1. Burst Read operation followed by Per Bank Refresh

The Per Bank Refresh command can be issued after  $t_{RTP} + t_{RPpb}$  from Read command.



The Per Bank Refresh command can be issued after  $t_{RC}$  from Read with Auto Precharge command.



## 2.20. Refresh Requirements

Between SRX command and SRE command, at least one extra refresh command is required. After the DRAM Self Refresh Exit command, in addition to the normal Refresh command at tREFI interval, the LPDDR4 DRAM requires minimum of one extra Refresh command prior to Self Refresh Entry command.

**Table 41 - Refresh Requirement Parameters per die**

Density		Symbol	4Gb	6Gb	8Gb	12Gb	16Gb	Unit
Density per channel			2Gb	3Gb	4Gb	6Gb	8Gb	-
Number of Banks			8					-
Refresh Window 1 x tREFI		tREFW	32					ms
Required number of REFRESH commands		R	8,192					-
Average Refresh Interval 1 x tREFI	REFab	tREFI	3.904					us
	REFpb	tREFIpb	488					ns
Average Refresh Interval 0.5 x tREFI	REFab	tREFI	1.953					us
	REFpb	tREFIpb	244					ns
Average Refresh Interval 0.25 x tREFI	REFab	tREFI	0.965					us
	REFpb	tREFIpb	122					ns
Refresh Cycle Time (All Banks)		tRFCab	130	180	180	280		ns
Refresh Cycle Time (per Bank)		tRFCpb	60	90	90	140		ns
Per-bank Refresh to Per-bank Refresh different bank Time		tpbR2pbR	60	90				ns


### Notes

1. Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.
2. Self refresh abort feature is available for higher density devices starting with 12 Gb device and tXSR\_abort(min) is defined as tRFCpb + 17.5ns.
3. 1x refresh rate (tREFW=32ms) is supported at all temperatures at or below 85°C Tcase. If MR4 OP[2:0] indicates a refresh rate of greater than 1x is supported, tREFW can be extended.
4. Refer to MR4 OP[2:0] for detailed Refresh Rate and its multipliers.

## 2.21. Self Refresh Operation

### 2.21.1. Self Refresh Entry and Exit

The Self Refresh command can be used to retain data in the LPDDR4 SDRAM, the SDRAM retains data without external Refresh command. The device has a built-in timer to accommodate Self Refresh operation. The Self Refresh is entered by Self Refresh Entry Command defined by having CS High, CA0 Low, CA1 Low, CA2 Low; CA3 High; CA4 High, CA5 Valid (Valid that means it is Logic Level, High or Low) for the first rising edge and CS Low, CA0 Valid, CA1 Valid, CA2 Valid, CA3 Valid, CA4 Valid, CA5 Valid at the second rising edge of the clock. Self Refresh command is only allowed when read data burst is completed and SDRAM is idle state.



During Self Refresh mode, external clock input is needed and all input pin of SDRAM are activated. SDRAM can accept the following commands, MRR-1, CAS-2, DES, SRX, MPC, MRW-1, and MRW-2 except PASR Bank/Segment and SR Abort setting.


LPDDR4 SDRAM can operate in Self Refresh in both the standard or elevated temperature ranges. SDRAM will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperature and higher at high temperatures.

For proper Self Refresh operation, power supply pins (VDD1, VDD2 and VDDQ) must be at valid levels. However VDDQ may be turned off during Self Refresh with Power Down after  $t_{CKELCK}(\text{Max}(5\text{ns}, 5n\text{CK}))$  is satisfied (Refer to Figure 73 about  $t_{CKELCK}$ ).

Prior to exiting Self Refresh with Power Down, VDDQ must be within specified limits. The minimum time that the SDRAM must remain in Self Refresh model is  $t_{SR, \text{min}}$ . Once Self Refresh Exit is registered, only MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment and SR Abort setting are allowed until  $t_{XSR}$  is satisfied.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when Self Refresh Exit is registered. Upon exit from Self Refresh, it is required that at least one REFRESH command (8 per bank or 1 all bank) is issued before entry into a subsequent Self Refresh.


This REFRESH command is not included in the count of regular refresh commands required by the  $t_{REFI}$  interval, and does not modify the postponed or pulled-in refresh counts; the REFRESH command does count toward the maximum refreshes permitted within  $2 \times t_{REFI}$ .



**Figure 71 - Self Refresh Entry/Exit Timing**

## 2.21.2. Power Down Entry and Exit during Self Refresh

Entering/Exiting Power Down Mode is allowed during Self Refresh mode in LPDDR4 SDRAM. The related timing parameters between Self Refresh Entry/Exit and Power Down Entry/Exit are shown in Figure-Self Refresh Entry/Exit Timing with Power Down Entry/Exit.



### NOTES:

- MRR-1, CAS-2, DES, SRX, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting is allowed during Self Refresh.
- Input clock frequency can be changed or the input clock can be stopped or floated after tCKELCK satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCKEH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.
- 2 Clock command for example.

 DON'T CARE
  TIME BREAK

**Figure 72 - Self Refresh Entry/Exit Timing with Power Down Entry/Exit**



## 2.21.2.1. Partial Array Self-Refresh (PASR)

### 2.21.2.1.1. PASR Bank Masking

The LPDDR4 SDRAM has eight banks. Each bank of an LPDDR4 SDRAM can be independently configured whether a self refresh operation is taking place. One mode register unit of 8 bits, accessible via MRW command, is assigned to program the bank masking status of each bank up to 8 banks. For bank masking bit assignments, see Mode Register 16.

The mask bit to the bank controls a refresh operation of entire memory within the bank. If a bank is masked via MRW, a refresh operation to the entire bank is blocked and data retention by a bank is not guaranteed in self refresh mode. To enable a refresh operation to a bank, a coupled mask bit has to be programmed, "unmasked". When a bank mask bit is unmasked, a refresh to a bank is determined by the programmed status of segment mask bits, which is described in the following chapter.

### 2.21.2.1.2. PASR Segment Masking

A segment masking scheme may be used in lieu of or in combination with the bank masking scheme in LPDDR4 SDRAM which utilize eight segments per bank. For segment masking bit assignments, see Mode Register 17. For those refresh-enabled banks, a refresh operation to the address range which is represented by a segment is blocked when the mask bit to this segment is programmed, "masked". Programming of segment mask bits is similar to the one of bank mask bits. Eight segments are used as listed in Mode Register 17. One mode register unit is used for the programming of segment mask bits up to 8 bits. One more mode register unit may be reserved for future use. Programming of bits in the reserved registers has no effect on the device operation.

**Table 42 - Example of Bank and Segment Masking use in LPDDR4 SDRAM**


	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0		M						M
Segment 1	0		M						M
Segment 2	1	M	M	M	M	M	M	M	M
Segment 3	0		M						M
Segment 4	0		M						M
Segment 5	0		M						M
Segment 6	0		M						M
Segment 7	1	M	M	M	M	M	M	M	M

**Notes**

1. This table illustrates an example of an 8-bank LPDDR4 SDRAM, when a refresh operation to bank 1 and bank 7, as well as segment 2 and segment 7 are masked.

### 2.21.3. Command Input Timing after Power Down Exit

Command input timings after Power Down Exit during Self Refresh mode are shown in Figure below.



#### NOTES:

1. MRR-1, CAS-2, DES, SRX, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting is allowed during Self Refresh.
2. Input clock frequency can be changed or the input clock can be stopped or floated after tCKELCK satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCKEH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.
3. 2 Clock command for example.

▨ DON'T CARE

» TIME BREAK

**Figure 73 - Command input timings after Power Down Exit during Self Refresh**


## 2.21.4. AC Timing Table

**Table 43 - Self Refresh Timing Parameters**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
Delay from SRE command to CKE Input low	tESCKE	min	max (1.75ns, 3tCK)								tCK	1
Minimum Self Refresh Time	tSR	min	max (15ns, 3nCK)								tCK	1
Exit Self Refresh to Valid commands	tXSR	min	max (tRFCab + 7.5ns, 2nCK)								tCK	1,2

### Notes

1. Delay time has to satisfy both analog time(ns) and clock count(tCK). It means that tESCKE will not expire until CK has toggled through at least 3 full cycles (3 \*tCK) and 1.75ns has transpired. The case which 3tCK is applied to is shown below.



**Figure 74 - tESCKE Timing**

2. MRR-1, CAS-2, SRX, MPC, MRW-1, and MRW-2 commands (except PASR bank/segment setting) are only allowed during this period.

## 2.22. Self Refresh Abort

If MR4 OP[3] is enabled then DRAM aborts any ongoing refresh during Self Refresh exit and does not increment the internal refresh counter. Controller can issue a valid command after a delay of tXSR\_abort instead of tXSR.


The value of tXSR\_abort(min) is defined as tRFCpb + 17.5ns.

Upon exit from Self Refresh mode, the LPDDR4 SDRAM requires a minimum of one extra refresh (8 per bank or 1 all bank) before entry into a subsequent Self Refresh mode. This requirement remains the same irrespective of the setting of the MR bit for Self Refresh abort.

Self Refresh abort feature is available for higher density devices starting with 12 Gb dual channel device and 6 Gb single channel device.

## 2.23. MRR, MRW, MPC Command during tXSR, tRFC

Mode Register Read (MRR), Mode Register Write (MRW) and Multi Purpose Command (MPC) can be issued during tXSR period.




NOTES : 1. MPC and MRW command are shown in figure at this time, Any combination of MRR, MRW and MPC is allowed during tXSR period.

2. Any command also includes MRR, MRW and all MPC command.

▨ DON'T CARE    ⋈ TIME BREAK

**Figure 75 - MRR, MRW and MPC Commands Issuing Timing during tXSR**

Mode Register Read (MRR), Mode Register Write (MRW) and Multi Purpose Command (MPC) can be issued during tRFC period.



NOTES : 1. MPC and MRW command are shown in figure at this time, Any combination of MRR, MRW and MPC is allowed during tRFCab or tRFCpb period.

2. Refresh cycle time depends on Refresh command. In case of REF per Bank command issued, Refresh cycle time will be tRFCpb.

3. Any command also includes MRR, MRW and all MPC command.

▨ DON'T CARE    ⋈ TIME BREAK

**Figure 76 - MRR, MRW and MPC Commands Issuing Timing during tRFC**

## 2.24. Mode Register Read (MRR) command

The Mode Register Read (MRR) command is used to read configuration and status data from the LPDDR4-SDRAM registers. The MRR command is initiated with CS and CA[5:0] in the proper state as defined by the Command Truth Table. The mode register address operands (MA[5:0]) allow the user to select one of 64 registers. The mode register contents are available on the first 4UI's data bits of DQ[7:0] after  $RL \times tCK + tDQSCK + tDQSQ$  following the MRR command. Subsequent data bits contain valid but undefined content. DQS is toggled for the duration of the Mode Register READ burst. The MRR has a command burst length 16.


MRR operation must not be interrupted.

**Table 44 - DQ output mapping**

BL	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DQ0	OP0				V											
DQ1	OP1				V											
DQ2	OP2				V											
DQ3	OP3				V											
DQ4	OP4				V											
DQ5	OP5				V											
DQ6	OP6				V											
DQ7	OP7				V											
DQ8-15	V															
DMI	V															

### Notes

1. MRR data are extended to first 4 UI's for DRAM controller to sample data easily.
2. DBI may apply or may not apply during normal MRR. It's vendor specific. If read DBI is enable with MRS and vendor cannot support the DBI during MRR, DMI pin status should be low.
3. The read pre-amble and post-amble of MRR are same as normal read.



#### Note


1. Only BL=16 is supported
2. Only DES is allowed during tMRR period
3. There are some exceptions about issuing commands after tMRR. Refer to MRR/MRW Timing Constraints Table for detail.
4. DBI is Disable mode.
5. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.
6. DQ/DQS: VSSQ termination

 DON'T CARE
  TIME BREAK

**Figure 77 - Mode Register Read Operation**







Note

1. Write BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination.
2. Only DES is allowed during tMRR period.
2. Din n = data-in to column n.
3. The minimum number of clock cycles from the burst write command to MRR command is  $WL + BL/2 + 1 + RU(tWTR/tCK)$ .
4. tWTR starts at the rising edge of CK after the last latching edge of DQS.
5. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.

**Figure 79 - Write to MRR Timing**

## 2.24.2. MRR after Power-Down Exit

Following the power-down state, an additional time,  $t_{MRRI}$ , is required prior to issuing the mode register read (MRR) command. This additional time (equivalent to  $t_{RCD}$ ) is required in order to be able to maximize power-down current savings by allowing more power-up time for the MRR data path after exit from power down mode.





Figure 80 - MRR Following Power-Down

Table 45 - Mode Register Read/Write AC timing

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
Additional time after $t_{XP}$ has expired until the MRR command may be issued	$t_{MRRI}$	min	$t_{RCD} + 3nCK$								ns	
MODE REGISTER Read command period	$t_{MRR}$	min	8								nCK	
MODE REGISTER Write command period	$t_{MRW}$	min	$\max(10ns, 10nCK)$								ns	
Mode Register Write Set Command Delay	$t_{MRD}$	min	$\max(14ns, 10nCK)$								ns	

## 2.25. Mode Register Write (MRW) Operation

The Mode Register Write (MRW) command is used to write configuration data to the mode registers. The MRW command is initiated by setting CKE, CS, and CA[5:0] to valid levels at a rising edge of the clock (see Command Truth Table). The mode register address and the data written to the mode registers is contained in CA[5:0] according to the Command Truth Table. The MRW command period is defined by tMRW. Mode register Writes to read-only registers have no impact on the functionality of the device.



**Figure 81 - Mode Register Write Timing**

### 2.25.1. Mode Register Write

MRW can be issued from either a Bank-Idle or Bank-Active state. Certain restrictions may apply for MRW from an Active state.

**Table 46 - Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)**

Current State	Command	Intermediate State	Next State
SDRAM		SDRAM	SDRAM
All Banks Idle	MRR	Mode Register Reading (All Banks Idle)	All Banks Idle
	MRW	Mode Register Writing (All Banks Idle)	All Banks Idle
Bank(s) Active	MRR	Mode Register Reading	Bank(s) Active
	MRW	Mode Register Writing	Bank(s) Active

**Table 47 - MRR/MRW Timing Constraints : DQ ODT Disabled**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
MRR	MRR	tMRR	-	
	RD/RDA	tMRR	-	
	WR/WRA/ MWR/MWRA	$RL+RU(tDQSCK(max)/tCK)+BL/2-WL+tWPRE+RD(tRPST)$	nCK	
	MRW	$RL+RU(tDQSCK(max)/tCK)+BL/2+3$	nCK	
RD/RDA	MRR	BL/2	nCK	
WR/WRA/ MWR/MWRA		$WL+1+BL/2+RU(tWTR/tCK)$	nCK	
MRW		tMRD	-	
Power Down Exit		tXP+tMRRI	-	
MRW	RD/RDA	tMRD	-	
	WR/WRA/ MWR/MWRA	tMRD	-	
	MRW	tMRW	-	
RD/ RD FIFO/ RD DQ CAL	MRW	$RL+BL/2+RU(tDQSCKmax/tCK)+RD(tRPST)+\max(RU(7.5ns/tCK),8nCK)$	nCK	
RD with Auto-Precharge		$RL+BL/2+RU(tDQSCKmax/tCK)+RD(tRPST)+\max(RU(7.5ns/tCK),8nCK)+nRTP-8$	nCK	
WR/ MWR/ WR FIFO		$WL+1+BL/2+\max(RU(7.5ns/tCK),8nCK)$	nCK	
WR/MWR with Auto-Precharge		$WL+1+BL/2+\max(RU(7.5ns/tCK),8nCK)+nWR$	nCK	

**Table 48 - MRR/MRW Timing Constraints : DQ ODT Enabled**

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
MRR	MRR	Same as ODT Disable Case	-	
	RD/RDA			
	WR/WRA/ MWR/MWRA	$RL + RU(tDQSCK(max)/tCK) + BL/2 - ODTLon - RD(tODTon(min)/tCK) + RD(tRPST) + 1$	nCK	
	MRW	Same as ODT Disable Case	-	
RD/RDA	MRR	Same as ODT Disable Case	-	
WR/WRA/ MWR/MWRA				
MRW				
Power Down Exit				
MRW	RD/RDA	Same as ODT Disable Case	-	
	WR/WRA/ MWR/MWRA			
	MRW			
RD/ RD FIFO/ RD DQ CAL	MRW	Same as ODT Disable Case	-	
RD with Auto-Precharge				
WR/ MWR/ WR FIFO				
WR/MWR with Auto-Precharge				

## 2.26. Vref Current Generator (VRCG)

LPDDR4 SDRAM  $V_{REF}$  current generators (VRCG) incorporate a high current mode to reduce the settling time of the internal  $V_{REF}(DQ)$  and  $V_{REF}(CA)$  levels during training and when changing frequency set points during operation. The high current mode is enabled by setting  $MR13[OP3] = 1$ . Only Deselect commands may be issued until  $tVRCG\_ENABLE$  is satisfied.  $tVRCG\_ENABLE$  timing is shown in Figure below.




Figure 82 - VRCG Enable timing

VRCG high current mode is disabled by setting  $MR13[OP3] = 0$ . Only Deselect commands may be issued until  $tVRCG\_DISABLE$  is satisfied.  $tVRCG\_DISABLE$  timing is shown in figure below.




Figure 83 - VRCG Disable timing

Note that LPDDR4 SDRAM devices support  $V_{REF}(CA)$  and  $V_{REF}(DQ)$  range and value changes without enabling VRCG high current mode.


Table 49 - VRCG Enable/Disable Timing

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
$V_{REF}$ high current mode enable time	$tVRCG\_Enable$	max	200								ns	
$V_{REF}$ high current mode disable time	$tVRCG\_Disable$	max	100								ns	

## 2.27. CA Vref Training

The DRAM internal CA Vref specification parameters are voltage operating range, step size, Vref set tolerance, Vref step time and Vref valid level.

The voltage operating range specifies the minimum required Vref setting range for LPDDR4 DRAM devices. The minimum range is defined by Vrefmax and Vrefmin as depicted in Figure "Vref operating range (Vref.min, Vref.max)".




**Figure 84 - Vref operating range (Vref.min, Vref.max)**

The Vref stepsize is defined as the stepsize between adjacent steps. Vref stepsize ranges from 0.3% VDD2 to 0.5%VDD2. However, for a given design, DRAM has one value for Vref step size that falls within the range.

The Vref set tolerance is the variation in the Vref voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for Vref set tolerance uncertainty. The range of Vref set tolerance uncertainty is a function of number of steps n.

The Vref set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max Vref values for a specified range. An illustration depicting an example of the stepsize and Vref set tolerance is below.



**Figure 85 - Example of Vref set tolerance (max case only shown) and stepsize**



The Vref increment/decrement step times are define by Vref\_time-short, middle and long. The Vref\_time-short, Vref\_time-middle and Vref\_time-long is defined from TS to TE as shown in the Figure "Vref\_time for short, middlg and long timing diagram" below where TE is referenced to when the vref voltage is at the final DC level within the Vref valid tolerance (Vref\_val\_tol).

The Vref valid level is defined by Vref\_val tolerance to qualify the step time TE as shown in Figure "Vref step single stepsize increment case". This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any Vref increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characerization.


Vref\_time-Short is for a single stepsize increment/decrement change in Vref voltage.

Vref\_time-Middle is at least 2 stepsizes increment/decrement change within the same VrefCA range in Vref voltage.

Vref\_time-Long is the time including up to Vrefmin to Vrefmax or Vrefmax to Vrefmin change across the VrefCA Range in Vref voltage.

TS - is referenced to MRS command clock

TE - is referenced to the Vref\_val\_tol




**Figure 86 - Vref\_time for short, middlg and long timing diagram**

The MRW command to the mode register bits are as follows.


MR12 OP[5:0] : VREF(CA) Setting

MR12 OP[6] : VREF(CA) Range

The minimum time required between two Vref MRS commands is Vref\_time-short for single step and Vref\_time-Middle for a full voltage range step.



**Figure 87 - Vref step single stepsize increment case**



**Figure 88 - Vref step single stepsize decrement case**




Figure 89 - Vref full step from Vrefmin to Vrefmax case




Figure 90 - Vref full step from Vrefmax to Vrefmin case

The table below contains the CA internal vref specifications that will be characterized at the component level for compliance. The component level characterization method is tbd.

**Table 50 - CA Internal Vref Specifications**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Vref Max operating point Range[0]	Vref_max_R0	-	-	44.9%	VDDQ	1,11
Vref Min operating point Range[0]	Vref_min_R0	15%	-	-	VDDQ	1,11
Vref Max operating point Range[1]	Vref_max_R1	-	-	62.9%	VDDQ	1,11
Vref Min operating point Range[1]	Vref_min_R1	32.9%	-	-	VDDQ	1,11
Vref Steps ize	Vref_step	0.50%	0.60%	0.70%	VDDQ	2
Vref Set Tolerance	Vref_set_tol	-11	0	11	mV	3,4,6
		-1.1	0	1.1	mV	3,5,7
Vref Step Time	Vref_time-short	-	-	100	ns	8
	Vref_time-middle	-	-	200	ns	12
	Vref_time-Long	-	-	250	ns	9
	Vref_time-weak	-	-	1	ms	13,14
Vref Valid tolerance	Vref_val_tol	-0.10%	0.00%	0.10%	VDDQ	10


**Notes**

- Vref DC voltage referenced to VDDQ\_DC.
- Vref stepsize increment/decrement range. Vref at DC level.
- $Vref\_new = Vref\_old + n \cdot Vref\_step$ ; n= number of steps; if increment use "+"; If decrement use "-".
- The minimum value of Vref setting tolerance =  $Vref\_new - 11mV$ .  
The maximum value of Vref setting tolerance =  $Vref\_new + 11mV$ . For  $n > 4$
- The minimum value of Vref setting tolerance =  $Vref\_new - 1.1mV$ .  
The maximum value of Vref setting tolerance =  $Vref\_new + 1.1mV$ . For  $n \leq 4$ .
- Measured by recording the min and max values of the Vref output over the range, drawing a straight line between those points and comparing all other Vref output settings to that line.
- Measured by recording the min and max values of the Vref output across 4 consecutive steps( $n=4$ ), drawing a straight line between those points and comparing all other Vref output settings to that line.
- Time from MRS command to increment or decrement one step size for Vref.
- Time from MRS command to increment or decrement Vrefmin to Vrefmax or Vrefmax to Vrefmin change across the VrefCA Range in Vref voltage.
- Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation.  
Vref valid is to qualify the step times which will be characterized at the component level.
- DRAM range 0 or 1 set by MR12 OP[6].
- Time from MRS command to increment or decrement more than one step size up a full range of Vref voltage within the same VrefCA range.
- Applies when VRCG high current mode is not enabled, specified by MR13 OP[3] = 0.
- Vref\_time\_weak covers all Vref(CA) Range and Value change conditions are applied to Vref\_time\_Short/Middle/Long.

## 2.28. DQ Vref Training

The DRAM internal DQ Vref specification parameters are voltage operating range, stepsize, Vref set tolerance, Vref step time and Vref valid level.

The voltage operating range specifies the minimum required Vref setting range for LPDDR4 DRAM devices. The minimum range is defined by Vrefmax and Vrefmin as depicted in Figure "Vref operating range (Vref.min, Vref.max)".




**Figure 91 - Vref operating range (Vref.min, Vref.max)**

The Vref stepsize is defined as the stepsize between adjacent steps. However, for a given design, DRAM has one value for Vref step size that falls within the range.

The Vref set tolerance is the variation in the Vref voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for Vref set tolerance uncertainty. The range of Vref set tolerance uncertainty is a function of number of steps  $n$ .

The Vref set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max Vref values for a specified range. An illustration depicting an example of the stepsize and Vref set tolerance is below.



**Figure 92 - Example of Vref set tolerance (max case only shown) and stepsize**

The Vref increment/decrement step times are define by Vref\_time-short, middle and long. The Vref\_time-short, middle and Vref\_time-long is defined from TS to TE as shown in the Figure "Vref\_time for short and long timing diagram" below where TE is referenced to when the vref voltage is at the final DC level within the Vref valid tolerance(Vref\_val\_tol).

The Vref valid level is defined by Vref\_val tolerance to qualify the step time TE as shown in Figure "Vref\_time for short, middle, and long timing diagram". This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any Vref increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characerization.


Vref\_time-Short is for a single stepsize increment/decrement change in Vref voltage.

Vref\_time-Middle is at least 2 stepsizes increment/decrement change within the same VrefDQ range in Vref voltage.

Vref\_time-Long is the time including up to Vrefmin to Vrefmax or Vrefmax to Vrefmin change across the VrefDQ Range in Vref voltage.

TS - is referenced to MRS command clock

TE - is referenced to the Vref\_val\_tol




**Figure 93 - Vref\_time for short and long timing diagram**

The MRW command to the mode register bits are as follows.


MR14 OP[5:0] : VREF(DQ) Setting

MR14 OP[6] : VREF(DQ) Range

The minimum time required between two Vref MRS commands is Vref\_time-short for single step and Vref\_time-Middle for a full voltage range step



**Figure 94 - Vref step single stepsize increment case**



**Figure 95 - Vref step single stepsize decrement case**






Figure 96 - Vref full step from Vrefmin to Vrefmax case




Figure 97 - Vref full step from Vrefmax to Vrefmin case

The table below contains the DQ internal vref specifications that will be characterized at the component level for compliance. The component level characterization method is tbd.

**Table 51 - DQ Internal Vref Specifications**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Vref Max operating point Range[0]	Vref_max_R0	-	-	44.9%	VDDQ	1,11
Vref Min operating point Range[0]	Vref_min_R0	15%	-	-	VDDQ	1,11
Vref Max operating point Range[1]	Vref_max_R1	-	-	62.9%	VDDQ	1,11
Vref Min operating point Range[1]	Vref_min_R1	32.9%	-	-	VDDQ	1,11
Vref Step size	Vref_step	0.50%	0.60%	0.70%	VDDQ	2
Vref Set Tolerance	Vref_set_tol	-11	0	11	mV	3,4,6
		-1.1	0	1.1	mV	3,5,7
Vref Step Time	Vref_time-short	-	-	100	ns	8
	Vref_time-Middle	-	-	200	ns	12
	Vref_time-Long	-	-	250	ns	9
	Vref_time-weak	-	-	1	ms	13,14
Vref Valid tolerance	Vref_val_tol	-0.10%	0.00%	0.10%	VDDQ	10

#### Notes

- Vref DC voltage referenced to VDDQ\_DC.
- Vref stepsize increment/decrement range. Vref at DC level.
- $Vref\_new = Vref\_old + n \cdot Vref\_step$ ; n= number of steps; if increment use "+"; If decrement use "-".
- The minimum value of Vref setting tolerance =  $Vref\_new - 11mV$ .  
The maximum value of Vref setting tolerance =  $Vref\_new + 11mV$ . For  $n > 4$ .
- The minimum value of Vref setting tolerance =  $Vref\_new - 1.1mV$ .  
The maximum value of Vref setting tolerance =  $Vref\_new + 1.1mV$ . For  $n \leq 4$ .
- Measured by recording the min and max values of the Vref output over the range, drawing a straight line between those points and comparing all other Vref output settings to that line.
- Measured by recording the min and max values of the Vref output across 4 consecutive steps( $n=4$ ), drawing a straight line between those points and comparing all other Vref output settings to that line.
- Time from MRS command to increment or decrement one step size for Vref.
- Time from MRS command to increment or decrement Vrefmin to Vrefmax or Vrefmax to Vrefmin change across the VrefDQ Range in Vref voltage.
- Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation.  
Vref valid is to qualify the step times which will be characterized at the component level.
- DRAM range 0 or 1 set by MR14 OP[6].
- Time from MRS command to increment or decrement more than one step size up to a full range of Vref voltage within the same VrefDQ range.
- Applies when VRCG high current mode is not enabled, specified by MR13[OP3] = 0.
- Vref\_time\_weak covers all Vref(DQ) Range and Value change conditions are applied to Vref\_time\_Short/Middle/Long.

## 2.29. Command Bus Training

### 2.29.1. Command Bus Training for x16 mode

The LPDDR4-SDRAM command bus must be trained before enabling termination for high-frequency operation. LPDDR4 provides an internal VREF(CA) that defaults to a level suitable for un-terminated, low-frequency operation, but the VREF(CA) must be trained to achieve suitable receiver voltage margin for terminated, high-frequency operation. The training mode described here centers the internal VREF(CA) in the CA data eye and at the same time allows for timing adjustments of the CS and CA signals to meet setup/hold requirements. Because it can be difficult to capture commands prior to training the CA inputs, the training mode described here uses a minimum of external commands to enter, train, and exit the Command Bus Training mode.

Note: it is up to the system designer to determine what constitutes "low-frequency" and "high-frequency" based on the capabilities of the system. Low-frequency should then be defined as an operating frequency in which the system can reliably communicate with the SDRAM before Command Bus Training is executed.

The LPDDR4-SDRAM die has a bond-pad (ODT-CA) for multi-rank operation. In a multi-rank system, the terminating rank should be trained first, followed by the non-terminating rank(s). See the ODT section for more information.

The LPDDR4-SDRAM uses Frequency Set-Points to enable multiple operating settings for the die. The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in un-terminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6]=1B (FSP-WR[1]) and setting all other mode register bits for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering Command Bus Training, the SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when CKE is driven LOW, the LPDDR4-SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y]) and use the alternate register settings during training (See note 6 in Figure "Entering Command Bus Training Mode and CA Training Pattern Input and Output with VrefCA Value Update" for more information on FSP-OP register sets). Upon training exit when CKE is driven HIGH, the LPDDR4-SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the "known-good" state that was operating prior to training. The training values for VREF(CA) are not retained by the DRAM in FSP-OP[y] registers, and must be written to the registers after training exit.

1. To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0]=1B (Command Bus Training Mode Enabled).

2. After time tMRD, CKE may be set LOW, causing the LPDDR4-SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into Command Bus Training mode.

A status of DQS\_t, DQS\_c, DQ and DMI are as follows, and DQ ODT state will be followed Frequency Set Point function except output pins.

- DQS\_t[0], DQS\_c[0] become input pins for capturing DQ[6:0] levels by its toggling.
- DQ[5:0] become input pins for setting VREF(CA) Level.
- DQ[6] becomes a input pin for setting VREF(CA) Range.
- DQ[7] and DMI[0] become input pins and their input level is Valid level or floating, either way is fine.
- DQ[13:8] become output pins to feedback its capturing value via command bus by CS signal.
- DQS\_t[1], DQS\_c[1], DMI[1] and DQ[15:14] become output pins or disable, it means that SDRAM may drive to a valid level or left floating.

3. At time tCAENT later, LPDDR4 SDRAM can accept to change its VREF(ca) Range and Value using input signals of DQS\_t[0], DQS\_c[0] and DQ[6:0] from existing value that's setting via MR12 OP[6:0]. The mapping between MR12 OP code and DQ signals is shown in the table below. At least one Vref CA setting is required before proceed to next training steps.

**Table 52 - Mapping of MR12 OP Code and DQ Numbers**

	Mapping						
MR12 OP code	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ Number	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

- The new VREF(CA) value must "settle" for time tVREF\_LONG before attempting to latch CA information.
- To verify that the receiver has the correct VREF(CA) setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
- To exit Command Bus Training mode, drive CKE HIGH, and after time tVREF\_LONG issue the MRW-1 command followed by the MRW-2 command to set MR13 OP[0]=0B. After time tMRW the LPDDR4-SDRAM is ready for normal operation. After training exit the LPDDR4-SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.

Command Bus Training may be executed from IDLE, or Self Refresh states. When executing CBT within the Self Refresh state, the SDRAM must not be a power down state (i.e. CKE must be HIGH prior to training entry). Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.

### 2.29.1.1. Training Sequence for single-rank systems:

Note that an example shown here is assuming an initial low-frequency, no-terminating operating point, training a high-frequency, terminating operating point. The **green text is low-frequency**, **magenta text is high-frequency**. Any operating point may be trained from any known good operating point

- Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-OP[x], See note).
- Write FSP-WR[y] (or FSP-WR[x]) registers for all channels to set up high-frequency operating parameters.
- Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
- Drive CKE LOW, and change CK frequency to the high-frequency operating point.
- Perform Command Bus Training (VREFCA, CS, and CA).
- Exit training, a change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained and you may proceed to other training or normal operation.

### 2.29.1.2. Training Sequence for multi-rank systems:

(Example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. The green text is low-frequency, magenda text is high-frequency. Any operating point may be trained from any known good operating point)

1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-WR[x], See Note).
2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels and ranks to set up highfrequency operating parameters.
3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7]=1B.
4. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode on the terminating rank.
5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the high-frequency operating point.
6. Perform Command Bus Training on the terminating rank (VREFca, CS, and CA).
7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to write the trained values to FSP-WR[y] (or FSP-WR[x]). When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
8. Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH)
9. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the highfrequency operating point.
10. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y] (or FSP-OP[x]).
11. Perform Command Bus Training on the non-terminating rank (VREFca, CS, and CA).
12. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] (or FSP-OP[y]) to turn off termination.
13. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
14. Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
15. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the highfrequency operating point. At this point the Command Bus is trained for both ranks and you may proceed to other training or normal operation.


### 2.29.1.3. Relation between CA input pin and DQ output pin

The relation between CA input pin and DQ out pin is shown in the following table.

**Table 53 - Mapping of CA input pin to DQ ouput pin**

	Mapping					
CA Number	CA5	CA4	CA3	CA2	CA1	CA0
DQ Number	DQ13	DQ12	DQ11	DQ10	DQ9	DQ8




**Figure 99 - Consecutive VrefCA Value Update**


#### Notes

1. After tCKELCK clock can be stopped or frequency changed any time.
2. The input clock condition should be satisfied tCKPRECS.
3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
4. DRAM may or may not capture first rising/falling edge of DQS\_t/c due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal at capturing DQ6:0 signals. The captured value of DQ6:0 signal level by each DQS edges are overwritten at any time and the DRAM updates its VREFca setting of MR12 temporary after time tVREFca\_Long.
5. tVREF\_LONG may be reduced to tVREF\_SHORT if the following conditions are met: 1) The new Vref setting is a single step above or below the old Vref setting, and 2) The DQS pulses a single time, or the new Vref setting value on DQ[6:0] is static and meets tDSTRAIN/tDHTRAIN for every DQS pulse applied.
6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT\_CA disabled then termination will not enable in CA Bus Training mode. If the ODT\_CA pad is bonded to Vss, ODT\_CA termination will never enable for that die.
7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. the inverse of the FSP programmed in the FSP-OP mode register.



**Figure 100 - Exiting Command Bus Training Mode with Valid Command**


#### Notes

1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high. When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
2. CS must be Deselect (low) tCKCKEH before CKE is driven high.
3. When CKE is driven high, the SDRAM's ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]). Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
4. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREF(CA) will return to the value programmed in the original set point.
5. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.





## 2.29.1.5. Command Bus Training AC timing Table

**Table 54 - Command Bus Training Parameters**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
Valid Clock Requirement after CKE Input low	tCKELCK	min	max(5ns, 5nCK)								tCK	
Data Setup for V <sub>REF</sub> Training Mode	tDStrain	min	2								ns	
Data Hold for V <sub>REF</sub> Training Mode	tDHtrain	min	2								ns	
Asynchronous Data Read	tADR	max	20								ns	
CA Bus Training Command to CA Bus Training Command Delay	tCACD	min	RU (tADR/tCK)								tCK	2
Valid Strobe Requirement before CKE Low	tDQSCKE	min	10								ns	1
First CA Bus Training Command Following CKE Low	tCAENT	min	250								ns	
V <sub>REF</sub> Step Time – multiple steps	tVrefCA_long	max	250								ns	
V <sub>REF</sub> Step Time – one step	tVrefCA_short	max	80								ns	
Valid Clock Requirement before CS High	tCKPRECS	min	2*tCK + tXP (tXP = max(7.5ns, 5nCK))								-	
Valid Clock Requirement after CS High	tCKPSTCS	min	max (7.5ns, 5nCK)								-	
Minimum delay from CS to DQS toggle in command bus training	tCS_Vref	min	2								tCK	
Minimum delay from CKE High to Strobe High Impedance	tCKEHDQS	min	10								ns	
Valid Clock Requirement before CKE Input High	tCKCKEH	min	max(1.75ns, 3nCK)								tCK	
CA Bus Training CKE High to DQ Tri-state	tMRZ	min	1.5								ns	
ODT turn-on Latency from CKE	tCKELODTon	min	20								ns	
ODT turn-off Latency from CKE	tCKELODToff	min	20								ns	
Exit Command Bus Training Mode to next valid command delay	tXCBT_Short	Min	Max(5nCK, 200ns)								-	3
	tXCBT_Middle	Min	Max(5nCK, 200ns)								-	3
	tXCBT_Long	Min	Max(5nCK, 200ns)								-	3

### Notes

1. DQS<sub>t</sub> has to retain a low level during tDQSCKE period, as well as DQS<sub>c</sub> has to retain a high level.
2. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.
3. Exit Command Bus Training Mode to next valid command delay Time depends on value of VREF(CA) setting: MR12 OP[5:0] and VREF(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. Additionally exit Command Bus Training Mode to next valid command delay Time may affect VREF(DQ) setting. Settling time of VREF(DQ) level is same as VREF(CA) level.

## 2.30. Frequency Set Point (FSP)

Frequency Set-Points allow the LPDDR4-SDRAM CA Bus to be switched between two differing operating frequencies, with changes in voltage swings and termination values, without ever being in an un-trained state which could result in a loss of communication to the DRAM. This is accomplished by duplicating all CA Bus mode register parameters, as well as other mode register parameters commonly changed with operating frequency. These duplicated registers form two sets that use the same mode register addresses, with read/write access controlled by MR bit FSP-WR (Frequency Set-Point Write/Read) and the DRAM operating point controlled by another MR bit FSP-OP (Frequency Set-Point Operation). Changing the FSP-WR bit allows MR parameters to be changed for an alternate Frequency Set-Point without affecting the LPDDR4-SDRAM's current operation. Once all necessary parameters have been written to the alternate Set-Point, changing the FSP-OP bit will switch operation to use all of the new parameters simultaneously (within tFC), eliminating the possibility of a loss of communication that could be caused by a partial configuration change.

Parameters which have two physical registers controlled by FSP-WR and FSP-OP include:

**Table 55 - Mode Register Function with two physical registers**

MR#	Operand	Function	Note
MR1	OP[2]	WR-PRE (WR Pre-amble Length)	1
	OP[3]	RD-PRE (RD Pre-amble Type)	
	OP[6:4]	nWR (Write-Recovery for Auto-Precharge commands)	
	OP[7]	PST (RD Post-Ambles Length)	
MR2	OP[2:0]	RL (Read latency)	
	OP[5:3]	WL (Write latency)	
	OP[6]	WLS (Write Latency Set)	
MR3	OP[0]	PU-Cal (Pull-up Calibration Point)	2
	OP[1]	WR PST(WR Post-Ambles Length)	
	OP[5:3]	PDDS (Pull-Down Drive Strength)	
	OP[6]	DBI-RD (DBI-Read Enable)	
	OP[7]	DBI-WR (DBI-Write Enable)	
MR11	OP[2:0]	DQ ODT (DQ Bus Receiver On-Die-Termination)	
	OP[6:4]	CA ODT (CA Bus Receiver On-Die-Termination)	
MR12	OP[5:0]	VREF(CA) (VREF(CA) Setting)	
	OP[6]	VR-CA (VREF(CA) Range)	
MR14	OP[5:0]	VREF(dq) (VREF(dq) Setting)	
	OP[6]	VR(dq) (VREF(dq) Range)	
MR22	OP[2:0]	SoC ODT (Controller ODT Value for VOH calibration)	
	OP[3]	ODTE-CK (CK ODT enabled for non terminating rank)	
	OP[4]	ODTE-CS (CS ODT enable for non-terminating rank)	
	OP[5]	ODTD-CA (CA ODT termination disable)	

### Notes

1. Supporting the two physical registers for Burst Length: MR1 OP[1:0] is optional.

Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.

2. For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.

See Mode Register Definition for more details.

Following table shows how the two mode registers for each of the parameters above can be modified by setting the appropriate FSP-WR value, and how device operation can be switched between operating points by setting the appropriate FSP-OP value. The FSP-WR and FSP-OP functions operate completely independently.

Function	MR# & Operand	Data	Operation	Note
FSP-WR	MR13 OP[6]	0 (Default)	Data write to Mode Register N for FSP-OP[0] by MRW Command. Data read from Mode Register N for FSP-OP[0] by MRR Command.	1
		1	Data write to Mode Register N for FSP-OP[1] by MRW Command. Data read from Mode Register N for FSP-OP[1] by MRR Command.	
FSP-OP	MR13 OP[7]	0 (Default)	DRAM operates with Mode Register N for FSP-OP[0] setting.	2
		1	DRAM operates with Mode Register N for FSP-OP[1] setting.	


#### Notes

1. FSP-WR stands for Frequency Set Point Write/Read.
2. FSP-OP stands for Frequency Set Point Operating Point.


### 2.30.1. Frequency Set Point update timing

The Frequency set point update timing is shown in the timing diagram below. When changing the frequency set point via MR13 OP[7], the VRCG setting: MR13 OP[3] have to be changed into VREF Fast Response (high current) mode at the same time. After Frequency change time( $t_{FC}$ ) is satisfied. VRCG can be changed into Normal Operation mode via MR13 OP[3].

**Figure 102 - Frequency Set Point Switching Timing**



NOTES : 1. The definition that is Clock frequency change during CKE HIGH should be followed at the frequency change operation. For more information, refer to Section 4.42 Input Clock Stop and Frequency Change.

 DON'T CARE  TIME BREAK

**Table 56 - Frequency Set Point AC timing**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
Frequency Set Point Switching Time	tFC_Short	min	200								ns	1
	tFC_Middle	min	200								ns	1
	tFC_Long	min	250								ns	1
Valid Clock Requirement after entering FSP change	tCKFSPE	min	max(7.5ns, 4nCK)								-	
Valid Clock Requirement before 1st valid command after FSP change	tCKFSPX	min	max(7.5ns, 4nCK)								-	

**Notes**

- Frequency Set Point Switching Time depends on value of VREF(CA) setting: MR12 OP[5:0] and VREF(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in Table "tFC value mapping". Additionally change of Frequency Set Point may affect VREF(DQ) setting. Setting time of VREF(DQ) level is same as VREF(CA) level.

**Table 57 - tFC value mapping**

Application	Step size		Range	
	From FSP-OP0	To FSP-OP1	From FSP-OP0	To FSP-OP1
tFC_Short	Base	A single step increment/decrement	Base	No Change
tFC_Middle	Base	Two or more steps increment/decrement	Base	No Change
tFC_Long	-	-	Base	Change

**Notes**

- As well as from FSP-OP1 to FSP-OP0

**Table 58 - tFC value mapping example**


Case	From/To	FSP-OP MR13 OP[7]	VREF(CA) setting: MR12: OP[5:0]	VREF(CA) Range: MR12 OP[6]	Application	Note
1	From	0	001100	0	tFC_Short	1
	To	1	001101	0		
2	From	0	001100	0	tFC_Middle	2
	To	1	001110	0		
3	From	0	Don't care	0	tFC_Long	3
	To	1	Don't care	1		

**Notes**

- A single step size increment/decrement for VREF(CA) Setting Value.
- Two or more step size increment/decrement for VREF(CA) Setting Value.
- VREF(CA) Range is changed. In this case changing VREF(CA) Setting doesn't affect tFC value.


The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up. Both Set-Points default to settings needed to operate in un-terminated, low-frequency environments. To enable the LPDDR4-SDRAM to operate at higher frequencies, Command Bus Training mode should be utilized to train the alternate Frequency Set-Point (Figure "Training Two Frequency Set Points"). See the section Command Bus Training for more details on this training mode.

**Figure 103 - Training Two Frequency Set Points**




Once both Frequency Set Points have been trained, switching between points can be performed by a single MRW followed by waiting for tFC (figure below)

**Figure 104 - Switching between two trained Frequency Set Points**



Switching to a third (or more) Set-Point can be accomplished if the memory controller has stored the previously-trained values (in particular the Vref-CA calibration value) and re-writes these to the alternate Set-Point before switching FSP-OP (Figure below).

**Figure 105 - Switching to a third trained Frequency Set Point**





## 2.31. Mode Register Write-WR Leveling Mode

To improve signal-integrity performance, the LPDDR4 SDRAM provides a write-leveling feature to compensate CK-to-DQS timing skew affecting timing parameters such as tDQSS, tDSS, and tDSH. The DRAM samples the clock state with the rising edge of DQS signals, and asynchronously feeds back to the memory controller. The memory controller references this feedback to adjust the clock-to-data strobe signal relationship for each DQS\_t/DQS\_c signal pair.

All data bits (DQ[7:0] for DQS\_t/DQS\_c[0], and DQ[15:8] for DQS\_t/DQS\_c[1]) carry the training feedback to the controller. Both DQS signals in each channel must be leveled independently. Write-leveling entry/exit is independent between channels.

The LPDDR4 SDRAM enters into write-leveling mode when mode register MR2-OP[7] is set HIGH. When entering write-leveling mode, the state of the DQ pins is undefined. During write-leveling mode, only DESELECT commands are allowed, or a MRW command to exit the write-leveling operation. Depending on the absolute values of tQSL and tQSH in the application, the value of tDQSS may have to be better than the limits provided in the chapter "AC Timing Parameters" in order to satisfy the tDSS and tDSH specification. Upon completion of the write-leveling operation, the DRAM exits from write-leveling mode when MR2-OP[7] is reset LOW.

Write Leveling should be performed before Write Training (DQS2DQ Training).

Note 1 As of publication of this document, under discussion by the formulating committee.

### 2.31.1. Write Leveling Procedure

1. Enter into Write-leveling mode by setting MR2-OP[7]=1,
2. Once entered into Write-leveling mode, DQS\_t must be driven LOW and DQS\_c HIGH after a delay of tWLDQSEN.
3. Wait for a time tWLMRD before providing the first DQS signal input. The delay time tWLMRD(MAX) is controller-dependent.
4. DRAM may or may not capture first rising edge of DQS\_t due to an unstable first risign edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal during Write Training Mode.  
The captured clock level by each DQS edges are overwritten at any time and the DRAM provides asynchronous feedback on all the DQ bits after time tWLO.
5. The feedback provided by the DRAM is referenced by the controller to increment or decrement the DQS\_t and/or DQS\_c delay settings.
6. Repeat step 4 through step 5 until the proper DQS\_t/DQS\_c delay is established.
7. Exit from Write-leveling mode by setting MR2-OP[7]=0.

A Write Leveling timing example is shown in figure below.




Figure 106 - Write Leveling Timing,  $t_{DQSL(max)}$





Figure 107 - Write Leveling Timing,  $t_{DQSL(min)}$

### 2.31.2. Input Clock Frequency Stop and Change

The input clock frequency can be stopped or changed from one stable clock rate to another stable clock rate during Write Leveling mode.

The Frequency stop or change timing is shown in Figure below



**Figure 108 - Clock Stop and Timing during Write Leveling**

**Table 59 - Write Leveling Timing Parameters**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
DQS_t/DQS_c delay after write leveling mode is programmed	tWLDQSEN	min	20								tCK	
Write preamble for Write Leveling	tWLWPRE	min	20								tCK	
First DQS_t/DQS_c edge after write leveling mode is programmed	tWLMRD	min	40								tCK	
Write leveling output delay	tWLO	min	0								ns	
		max	20									
Mode register set command delay	tMRD	min	max(14ns, 10nCK)								ns	
Valid Clock Requirement before DQS Toggle	tCKPRDQS	min	max(7.5ns, 4nCK)								-	
Valid Clock Requirement after DQS Toggle	tCKPSTDQS	min	max(7.5ns, 4nCK)								-	

### 2.31.3. Write Leveling Setup and Hold Time


**Table 60 - Write Leveling Setup and Hold Time**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit
Write leveling hold time	tWLH	min	150	150	150	100	100	75	75	50	ps
Write leveling setup time	tWLS	min	150	150	150	100	100	75	75	50	ps
Write leveling invalid window	tWLIVW	min	240	240	240	160	160	120	120	90	ps

**Notes**

1. In addition to the traditional setup and hold time specifications above, there is value in a input valid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.
2. tWLIVW is defined in a similar manner to tdiVW\_Total, except that here it is a DQS input valid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling input valid window.

The DQS input mask for timing with respect to CK is shown in the following figure. The “total” mask (TdiVW\_total) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.



**Figure 109 - DQS\_t/DQS\_c and CK\_t/CK\_c at DRAM Latch**

## 2.32. RD DQ Calibration

### 2.32.1. RD DQ Calibration for x16 mode

LPDDR4 devices feature a RD DQ Calibration training function that outputs a 16-bit user-defined pattern on the DQ pins. RD DQ Calibration is initiated by issuing a MPC [RD DQ Calibration] command followed by a CAS-2 command, cause the LPDDR4-SDRAM to drive the contents of MR32 followed by the contents of MR40 on each of DQ[15:0] and DMI[1:0]. The pattern can be inverted on selected DQ pins according to user-defined invert masks written to MR15 and MR20.


#### 2.32.1.1. RD DQ Calibration Training Procedure

The procedure for executing RD DQ Calibration is:

- Issue MRW commands to write MR32 (first eight bits), MR40 (second eight bits), MR15 (eight-bit invert mask for byte 0), and MR20 (eight-bit invert mask for byte 1)
  - o Optionally this step could be skipped to use the default patterns
    - MR32 default = 5Ah
    - MR40 default = 3Ch
    - MR15 default = 55h
    - MR20 default = 55h
- Issue an MPC [RD DQ Calibration] command followed immediately by a CAS-2 command
  - o Each time an MPC [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins
  - o The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit (see Table "Invert Mask Assignments")
  - o Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
  - o The MPC-1 [RD DQ Calibration] command can be issued every tCCD seamlessly, and tRTRRD delay is required between Array Read command and the MPC-1 [RD DQ Calibration] command as well the delay required between the MPC-1 [RD DQ Calibration] command and an array read.
  - o The operands received with the CAS-2 command must be driven LOW
- DQ Read Training can be performed with any or no banks active, during Refresh, or during SREF with CKE high

**Table 61 - Invert Mask Assignments**


Pin	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	N/A	OP4	OP5	OP6	OP7
Pin	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	N/A	OP4	OP5	OP6	OP7



- NOTES : 1. Read-1 to MPC [RD DQ Calibration] Operation is shown as an example of command-to-command timing.  
 Timing from Read-1 to MPC [RD DQ Calibration] command is tRTRRD.  
 2. MPC [RD DQ Calibration] uses the same command-to-data timing relationship (RL, tDQSK, tDQSQ) as a Read-1 command.  
 3. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK.  
 4. DES commands are shown for ease of illustration; other commands may be valid at these times.

⎓ DONT CARE    ⋈ TIME BREAK

**Figure 110 - DQ Read Training Timing: Read to Read DQ Calibration**



- NOTES : 1. MPC [RD DQ Calibration] to MPC [RD DQ Calibration] Operation is shown as an example of command-to-command timing.  
 2. MPC [RD DQ Calibration] to Read-1 Operation is shown as an example of command-to-command timing.  
 3. MPC [RD DQ Calibration] uses the same command-to-data timing relationship (RL, tDQSK, tDQSQ) as a Read-1 command.  
 4. Seamless MPC [RD DQ Calibration] commands may be executed by repeating the command every tCCD time.  
 5. Timing from MPC [RD DQ Calibration] command to Read-1 is tRTRRD.  
 6. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK.  
 7. DES commands are shown for ease of illustration; other commands may be valid at these times.

⎓ DONT CARE    ⋈ TIME BREAK

**Figure 111 - DQ Read Training Timing: Read DQ Cal. to Read DQ Cal. / Read**

### 2.32.1.2. DQ Read Training Example

An example of MPC [RD DQ Calibration] output is shown in Table "MPC [RD DQ Calibration] Bit Ordering and Inversion Example". This shows the 16-bit data pattern that will be driven on each DQ when one DQ Read Training command is executed. This output assumes the following mode register values are used:

- MR32 = 1CH
- MR40 = 59H
- MR15 = 55H
- MR20 = 55H

**Table 62 - MPC [RD DQ Calibration] Bit Ordering and Inversion Example**

Pin	Invert?	Bit sequence ->															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQ0	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ1	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ2	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ3	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI0	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ4	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ5	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ6	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ7	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ8	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ9	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ10	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ11	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI1	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ12	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ13	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ14	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ15	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0

#### Notes

1. The patterns contained in MR32 and MR40 are transmitted on DQ[15:0] and DMI[1:0] when RD DQ Calibration is initiated via a MPC-1 [RD DQ Calibration] command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern is 27H, then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111 →.
2. MR15 and MR20 may be used to invert the MR32/MR40 data pattern on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.

### Table 63 - MR Setting vs. DMI Status

DM Function MR13 OP[5]	Write DBIdc Function MR3 OP[7]	Read DBIdc Function MR3 OP[6]	DMI Status
1: Disable	0: Disable	0: Disable	Hi-Z
1: Disable	1: Enable	0: Disable	The data pattern is transmitted
1: Disable	0: Disable	1: Enable	The data pattern is transmitted
1: Disable	1: Enable	1: Enable	The data pattern is transmitted
0: Enable	0: Disable	0: Disable	The data pattern is transmitted
0: Enable	1: Enable	0: Disable	The data pattern is transmitted
0: Enable	0: Disable	1: Enable	The data pattern is transmitted
0: Enable	1: Enable	1: Enable	The data pattern is transmitted

### 2.32.1.3. MPC of Read DQ Calibration after Power-Down Exit

**Figure 112 - MPC Read DQ Calibration Following Power-Down State**



## 2.33. DQS-DQ Training

The LPDDR4-SDRAM uses an un-matched DQS-DQ path to enable high speed performance and save power in the DRAM. As a result, the DQS strobe must be trained to arrive at the DQ latch center-aligned with the Data eye. The SDRAM DQ receiver is located at the DQ pad, and has a shorter internal delay in the SDRAM than does the DQS signal. The SDRAM DQ receiver will latch the data present on the DQ bus when DQS reaches the latch, and training is accomplished by delaying the DQ signals relative to DQS such that the Data eye arrives at the receiver latch centered on the DQS transition.

Two modes of training are available in LPDDR4:

- Command-based FIFO WR/RD with user patterns
- A internal DQS clock-tree oscillator, to determine the need for, and the magnitude of, required training.

The command-based FIFO WR/RD uses the MPC command with operands to enable this special mode of operation. When issuing the MPC command, if OP6 is set LOW then the DRAM will perform a NOP command. When OP6 is set HIGH, then OP5:0 enable training functions or are reserved for future use (RFU). MPC commands that initiate a Read FIFO, READ DQ Calibration or Write FIFO to the SDRAM must be followed immediately by a CAS-2 command. See "Multi Purpose Command (MPC) Definition" for more information.

To perform Write Training, the controller can issue a MPC [Write DQ FIFO] command with OP[6:0] set as described in the MPC Definition section, followed immediately by a CAS-2 command (CAS-2 operands should be driven LOW) to initiate a Write DQ FIFO. Timings for MPC [Write DQ FIFO] are identical to a Write command, with WL (Write Latency) timed from the 2nd rising clock edge of the CAS-2 command. Up to 5 consecutive MPC [Write DQ FIFO] commands with user defined patterns may be issued to the SDRAM to store up to 80 values (BL16 x5) per pin that can be read back via the MPC [Read DQ FIFO] command. Write/Read FIFO Pointer operation is described later in this section.

After writing data to the SDRAM with the MPC [Write DQ FIFO] command, the data can be read back with the MPC [Read DQ FIFO] command and results compared with "expect" data to see if further training (DQ delay) is needed. MPC [Read DQ FIFO] is initiated by issuing a MPC command with OP[6:0] set as described in the MPC Definition section, followed immediately by a CAS-2 command (CAS-2 operands must be driven LOW). Timings for the MPC [Read DQ FIFO] command are identical to a Read command, with RL (Read Latency) timed from the 2nd rising clock edge of the CAS-2 command.

Read DQ FIFO is non-destructive to the data captured in the FIFO, so data may be read continuously until it is either overwritten by a Write DQ FIFO command or disturbed by CKE LOW or any of the following commands; Write, Masked Write, Read, Read DQ Calibration and a MRR. If fewer than 5 Write DQ FIFO commands were executed, then unwritten registers will have un-defined (but valid) data when read back.

The following command about MRW is only allowed from MPC [Write DQ FIFO] command to MPC [Read DQ FIFO].

Allowing MRW command is for OP[7]:FSP-OP, OP[6]:FSP-WR and OP[3]:VRCG of MR13 and MR14. And the rest of MRW command is prohibited.

For example: If 5 Write DQ FIFO commands are executed sequentially, then a series of Read DQ FIFO commands will read valid data from FIFO[0], FIFO[1]....FIFO[4], and will then wrap back to FIFO[0] on the next Read DQ FIFO.

On the other hand, if fewer than 5 Write DQ FIFO commands are executed sequentially (example=3), then a series of Read DQ FIFO

commands will return valid data for FIFO[0], FIFO[1], and FIFO[2], but the next two Read DQ FIFO commands will return un-defined data for FIFO[3] and FIFO[4] before wrapping back to the valid data in FIFO[0].

### 2.33.1. FIFO Pointer Reset and Synchronism

The Write DQ FIFO pointer is reset under the following conditions:


- Power-up initialization
- RESET\_n asserted
- Power-down entry
- Self Refresh Power-Down entry

The MPC [Write DQ FIFO] command advances the WR-FIFO pointer, and the MPC [Read DQ FIFO] advances the RD-FIFO pointer. Also any normal (non-FIFO) Read Operation (RD, RDA) advances both WR-FIFO pointer and RD-FIFO pointer. Issuing (non-FIFO) Read Operation command is inhibited during Write training period. To keep the pointers aligned, the SoC memory controller must adhere to the following restriction at the end of Write training period:

$$b = a + (n \cdot c)$$


Where:

- 'a' is the number of MPC [Write DQ FIFO] commands
- 'b' is the number of MPC [Read DQ FIFO] commands
- 'c' is the FIFO depth (=5 for LPDDR4)
- 'n' is a positive integer,  $\geq 0$




- NOTES : 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.  
2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC [WR-FIFO] is tWRWTR.  
3. Seamless MPC [WR-FIFO] commands may be executed by repeating the command every tCCD time.  
4. MPC [WR-FIFO] uses the same command-to-data timing relationship (WL, tDQSS, tDQS2DQ) as a Write-1 command.  
5. A maximum of 5 MPC [WR-FIFO] commands may be executed consecutively without corrupting FIFO data.  
The 6th MPC [WR-FIFO] command will overwrite the FIFO data from the first command. If fewer than 5 MPC [WR-FIFO] commands are executed, then the remaining FIFO locations will contain undefined data.  
6. For the CAS-2 command following a MPC command, the CAS-2 operands must be driven "LOW."  
7. To avoid corrupting the FIFO contents, MPC [RD-FIFO] must immediately follow MPC [WR-FIFO]/CAS-2 without any other command disturbing FIFO pointers in-between. FIFO pointers are disturbed by CKE Low, Write, Masked Write, Read, Read DQ Calibration and MRR.  
8. BL = 16, Write Postamble = 0.5nCK  
9. DES commands are shown for ease of illustration; other commands may be valid at these times.


Figure 113 - Write to MPC [Write FIFO] Operation Timing



### Figure 114 - MPC [Write FIFO] to MPC [Read FIFO] Timing



### Figure 115 - MPC [Read FIFO] to Read Timing




#### Note

1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
2. MPC [WR-FIFO] uses the same command-to-data/ODT timing relationship (WL, tDQSS, tDQS2DQ, tODTLon, tODTLoff, tODTon, tODToff) as a Write-1 command.
3. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
4. BL = 16, Write Postamble = 0.5nCK
5. DES commands are shown for ease of illustration; other commands may be valid at these times.

 DON'T CARE
  TIME BREAK

**Figure 116 - MPC [Write FIFO] with DQ ODT Timing**



#### Note

1. Any commands except MPC WR FIFO and other exception commands defined other section in this document (i.e. MPC Read DQ Cal).
2. DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 117 - Power Down Exit to MPC [Write FIFO] Timing**

**Table 64 - MPC [Write FIFO] AC Timing**

Parameter	Symbol	Min Max	Data Rate	Unit	Note
Additional time After $t_{XP}$ has expired until MPC[Write FIFO] CMD may be issued	$t_{MPCWR}$	Min	$t_{RCD} + 3nCK$	-	

## 2.34. DQS Interval Oscillator

As voltage and temperature change on the SDRAM die, the DQS clock tree delay will shift and may require re-training. The LPDDR4-SDRAM includes an internal DQS clock-tree oscillator to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The DQS Oscillator will provide the controller with important information regarding the need to re-train, and the magnitude of potential error.

The DQS Interval Oscillator is started by issuing a MPC [Start DQS Osc] command with OP[6:0] set as described in the MPC Operation section, which will start an internal ring oscillator that counts the number of time a signal propagates through a copy of the DQS clock tree.

The DQS Oscillator may be stopped by issuing a MPC [Stop DQS Osc] command with OP[6:0] set as described in the MPC Operation section, or the controller may instruct the SDRAM to count for a specific number of clocks and then stop automatically (See MR23 for more information). If MR23 is set to automatically stop the DQS Oscillator, then the MPC [Stop DQS Osc] command should not be used (illegal). When the DQS Oscillator is stopped by either method, the result of the oscillator counter is automatically stored in MR18 and MR19.

The controller may adjust the accuracy of the result by running the DQS Interval Oscillator for shorter (less accurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and voltage is determined by the following equation:

$$\text{DQS Oscillator Granularity Error} = 2 * (\text{DQS delay}) / \text{run time}$$

Where:

Run Time = total time between start and stop commands

DQS delay = the value of the DQS clock tree delay (tDQS2DQ min/max)

Additional matching error must be included, which is the difference between DQS training circuit and the actual DQS clock tree across voltage and temperature. The matching error is vendor specific.

Therefore, the total accuracy of the DQS Oscillator counter is given by:

$$\text{DQS Oscillator Accuracy} = 1 - \text{Granularity Error} - \text{Matching Error}$$

**For example:** If the total time between start and stop commands is 100ns, and the maximum DQS clock tree delay is 800ps (tDQS2DQ max), then the DQS Oscillator Granularity Error is:

$$\text{DQS Oscillator Granularity Error} = 2 * (0.8\text{ns}) / 100\text{ns} = 1.6\%$$

This equates to a granularity timing error or 12.8ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

$$\text{DQS Oscillator Accuracy} = 1 - [(12.8 + 5.5) / 800] = 97.7\%$$

**For example:** running the DQS oscillator for a longer period improves the accuracy. If the total time between start and stop com-

mands is 500ns, and the maximum DQS clock tree delay is 800ps (tDQS2DQ max), then the DQS Oscillator Granularity Error is:

$$\text{DQS Oscillator Granularity Error} = 2 * (0.8\text{ns}) / 500\text{ns} = 0.32\%$$

This equates to a granularity timing error or 2.56ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

$$\text{DQS Oscillator Accuracy} = 1 - [(2.56 + 5.5) / 800] = 99.0\%$$

The result of the DQS Interval Oscillator is defined as the number of DQS Clock Tree Delays that can be counted within the “run time,” determined by the controller. The result is stored in MR18-OP[7:0] and MR19-OP[7:0]. MR18 contains the least significant bits (LSB) of the result, and MR19 contains the most significant bits (MSB) of the result. MR18 and MR19 are overwritten by the SDRAM when a MPC-1 [Stop DQS Osc] command is received. The SDRAM counter will count to its maximum value ( $=2^{16}$ ) and stop. If the maximum value is read from the mode registers, then the memory controller must assume that the counter overflowed the register and discard the result. The longest “run time” for the oscillator that will not overflow the counter registers can be calculated as follows:

$$\text{Longest Run Time Interval} = 2^{16} * t\text{DQS2DQ}(\text{min}) = 2^{16} * 0.2\text{ns} = 13.1\mu\text{s}$$



### 2.34.1. Interval Oscillator matching error

The interval oscillator matching error is defined as the difference between the DQS training ckt(interval oscillator) and the actual DQS clock tree across voltage and temperature.

#### Parameters:

- $t_{DQS2DQ}$ : Actual DQS clock tree delay
- $t_{DQSOSC}$ : Training ckt(interval oscillator) delay
- $OSC_{offset}$ : Average delay difference over voltage and temp(shown in the figure below)
- $OSC_{Match}$ : DQS oscillator matching error




Figure 118 - Interval oscillator offset ( $OSC_{offset}$ )

$OSC_{Match}$  :

$$OSC_{Match} = [t_{DQS2DQ}(V,T) - t_{DQSOSC}(V,T) - OSC_{offset}]$$

$t_{DQSOSC}$  :

$$t_{DQSOSC}(V,T) = Runtime / 2 * Count$$

Table 65 - DQS Oscillator Matching Error Specification

Parameter	Symbol	Min	Max	Units	Notes
DQS Oscillator Matching Error	$OSC_{Match}$	-20	20	ps	1,2,3,4,5,6,7
DQS Oscillator Offset	$OSC_{offset}$	-100	100	ps	2,4,7

#### Notes

1. The  $OSC_{Match}$  is the matching error per between the actual DQS and DQS interval oscillator over voltage and temp.
2. This parameter will be characterized or guaranteed by design.
3. The  $OSC_{Match}$  is defined as the following:

$$OSC_{Match} = [tDQS2DQ_{(V,T)} - tDQS_{OSC(V,T)} - OSC_{offset}]$$

Where  $tDQS2DQ_{(V,T)}$  and  $tDQS_{OSC(V,T)}$  are determined over the same voltage and temp conditions.


4. The runtime of the oscillator must be at least 200ns for determining  $tDQS_{OSC(V,T)}$

$$tDQS_{OSC(V,T)} = Runtime / 2 * Count$$


5. The input stimulus for  $tDQS2DQ$  will be consistent over voltage and temp conditions.
6. The  $OSC_{offset}$  is the average difference of the endpoints across voltage and temp.
7. These parameters are defined per channel.
8.  $tDQS2DQ(V,T)$  delay will be the average of DQS to DQ delay over the runtime period.

## 2.34.2. DQS Interval Oscillator Readout Timing

OSC Stop to its counting value readout timing is shown in following figures:



**Figure 119 - In case of DQS Interval Oscillator is stopped by MPC Command**



**Figure 120 - In case of DQS Interval Oscillator is stopped by DQS interval timer**

**Table 66 - DQS interval Oscillator AC timing**

Parameter	Symbol	Min Max	Data Rate	Unit	Note
Delay time from OSC stop to Mode Register Readout	tOSCO	Min	Max (40ns, 8nCK)	tCK	

Notes

1. Start DQS OSC command is prohibited until tOSCO(Min) is satisfied.

## 2.35. Read Preamble Training

LPDDR4 READ Preamble Training is supported through the MPC function.

This mode can be used to train or read level the DQS receivers. Once READ Preamble Training is enabled by MR13[OP1] = 1, the LPDDR4 DRAM will drive DQS\_t LOW, DQS\_c HIGH within tSDO and remain at these levels until an MPC DQ READ Training command is issued.

During READ Preamble Training the DQS preamble provided during normal operation will not be driven by the DRAM. Once the MPC DQ READ Training command is issued, the DRAM will drive DQS\_t/DQD\_c like a normal READ burst after RL. DRAM may or may not drive DQ[15:0] in this mode.

While in READ Preamble Training Mode, only READ DQ Calibration commands may be issued.

- Issue an MPC [RD DQ Calibration] command followed immediately by a CAS-2 command.
- Each time an MPC [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins.
- The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit.
- Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
- This command can be issued every tCCD seamlessly.
- The operands received with the CAS-2 command must be driven LOW.

READ Preamble Training is exited within tSDO after setting MR13[OP1] = 0.

LPDDR4 supports the READ Preamble Training as optional feature. Refer to vendor specific datasheets.




Figure 121 - Read Preamble Training

**Table 67 - Read Preamble Training Timings**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
Delay from MRW command to DQS Driven	tSDO	max	max(12nCK,20ns)								-	

## 2.36. Multi Purpose Command (MPC)

LPDDR4-SDRAMs use the MPC command to issue a NOP and to access various training modes. The MPC command is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. The MPC command has seven operands (OP[6:0]) that are decoded to execute specific commands in the SDRAM. OP[6] is a special bit that is decoded on the first rising CK edge of the MPC command. When OP[6]=0 then the SDRAM executes a NOP (no operation) command, and when OP[6]=1 then the SDRAM further decodes one of several training commands.

When OP[6]=1 and when the training command includes a Read or Write operation, the MPC command must be followed immediately by a CAS-2 command. For training commands that Read or Write the SDRAM, read latency (RL) and write latency (WL) are counted from the second rising CK edge of the CAS-2 command with the same timing relationship as any normal Read or Write command. The operands of the CAS-2 command following a MPC Read/Write command must be driven LOW. The following MPC commands must be followed by a CAS-2 command:

- Write FIFO
- Read FIFO
- Read DQ Calibration

All other MPC commands do not require a CAS-2 command, including:

- NOP
- Start DQS Interval Oscillator
- Stop DQS Interval Oscillator
- Start ZQ Calibration
- Latch ZQ Calibration


**Table 68 - MPC Command Definition**

Command	SDR Command Pins (2)		SDR CA Pins (6)							CK_t edge	Notes
	CKE		CS	CA0	CA1	CA2	CA3	CA4	CA5		
	CK_t(n-1)	CK_t(n)									
MPC (Train, NOP)	H	H	H	L	L	L	L	L	OP6	R1	1,2
			L	OP0	OP1	OP2	OP3	OP4	OP5	R2	

Function	Operand	Data	Notes
Training Modes	OP[6:0]	0XXXXXXB: NOP 1000001B: RD FIFO (only supports BL16 operation) 1000011B: RD DQ Calibration (MR32/MR40) 1000101B: RFU 1000111B: WR FIFO (only supports BL16 operation) 1001001B: RFU 1001011B: Start DQS Osc 1001101B: Stop DQS Osc 1001111B: ZQCal Start 1010001B: ZQCal Latch All Others: Reserved	1,2,3


**Notes**

- See command truth table for more information
- MPC commands for Read or Write training operations must be immediately followed by CAS-2 command consecutively without any other commands in between. MPC command must be issued first before issuing the CAS-2 command.
- Write FIFO and Read FIFO commands will only operate as BL16, ignoring the burst length selected by MR1 OP[1:0].



- NOTES : 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.  
2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC [WR-FIFO] is tWRWTR.  
3. Seamless MPC [WR-FIFO] commands may be executed by repeating the command every tCCD time.  
4. MPC [WR-FIFO] uses the same command-to-data timing relationship (WL, tDQSS, tDQS2DQ) as a Write-1 command.  
5. A maximum of 5 MPC [WR-FIFO] commands may be executed consecutively without corrupting FIFO data.  
The 6th MPC [WR-FIFO] command will overwrite the FIFO data from the first command. If fewer than 5 MPC [WR-FIFO] commands are executed, then the remaining FIFO locations will contain undefined data.  
6. For the CAS-2 command following a MPC command, the CAS-2 operands must be driven "LOW."  
7. To avoid corrupting the FIFO contents, MPC-1 [RD-FIFO] must immediately follow MPC-1 [WR-FIFO]/CAS-2 without any other command disturbing FIFO pointers in-between. FIFO pointers are disturbed by CKE Low, Write, Masked Write, Read, Read DQ Calibration and MRR.  
See Write Training session for more information on FIFO pointer behavior.


**Figure 122 - MPC [WR FIFO] Operation :WPST = 2nCK, tWPST = 0.5nCK**



- NOTES : 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.  
2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC-1 [WR-FIFO] is tWRWTR.  
3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.  
4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSSCK) as a Read-1 command.  
5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.  
6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."  
7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.

**Figure 123 - MPC [RD FIFO] Read Operation  
(Shown with tWPST=2nCK, tWPST=0.5nCK, tRPST=toggling, tRPST=1.5nCK)**





- NOTES :
1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
  2. MPC [RD-FIFO] to Read-1 Operation is shown as an example of command-to-command timing for MPC. Timing from MPC-1 [RD-FIFO] command to Read is tRTRRD.
  3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
  4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSK) as a Read-1 command.
  5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
  6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
  7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.

**Figure 124 - MPC [RD FIFO] Operation (Shown with tRPRE=toggling, tRPST=1.5nCK)**

Table 69 - Timing Constraints for Training Commands

Previous Command	Next Command	Minimum Delay	Unit	Notes
WR/MWR	MPC [WR FIFO]	tWRWTR	nCK	1
	MPC [RD FIFO]	Not Allowed	-	2
	MPC [RD DQ Calibration]	WL+RU(tDQSS(max)/tCK) +BL/2+RU(tWTR/tCK)	nCK	
RD/MRR	MPC [WR FIFO]	tRTRRD	nCK	3
	MPC [RD FIFO]	Not Allowed	-	2
	MPC [RD DQ Calibration]	tRTRRD	nCK	3
MPC [WR FIFO]	WR/MWR	Not Allowed	-	2
	MPC [WR FIFO]	tCCD	nCK	
	RD/MRR	Not Allowed	-	2
	MPC [RD FIFO]	WL+RU(tDQSS(max)/tCK) +BL/2+RU(tWTR/tCK)	nCK	
	MPC [RD DQ Calibration]	Not Allowed	-	2
MPC [RD FIFO]	WR/MWR	tRTRRD	nCK	3
	MPC [WR FIFO]	tRTW	nCK	4
	RD/MRR	tRTRRD	nCK	3
	MPC [RD FIFO]	tCCD	nCK	
	MPC [RD DQ Calibration]	tRTRRD	nCK	3
MPC [RD DQ Calibration]	WR/MWR	tRTRRD	nCK	3
	MPC [WR FIFO]	tRTRRD	nCK	3
	RD/MRR	tRTRRD	nCK	3
	MPC [RD FIFO]	Not Allowed	-	2
	MPC [RD DQ Calibration]	tCCD	nCK	

## Notes

- $t_{WRWTR} = WL + BL/2 + RU(t_{DQSS}(\max)/t_{CK}) + \max(RU(7.5ns/t_{CK}), 8nCK)$
- No commands are allowed between MPC [WR FIFO] and MPC [RD FIFO] except MRW commands related to training parameters.
- $t_{RTRRD} = RL + RU(t_{DQSC}(\max)/t_{CK}) + BL/2 + RD(t_{RPST}) + \max(RU(7.5ns/t_{CK}), 8nCK)$
- $t_{RTW}$  (DQ ODT Disabled case; MR11 OP[2:0]=000b) =  $RL + RU(t_{DQSC}(\max)/t_{CK}) + BL/2 - WL + t_{WPRE} + RD(t_{RPST})$   
 **$t_{RTW}$  (DQ ODT Enabled case; MR11 OP[2:0]≠000b)** =  $RL + RU(t_{DQSC}(\max)/t_{CK}) + BL/2 + RD(t_{RPST}) - ODT_{Lon} - RD(t_{ODT_{on,min}}/t_{CK}) + 1$

## 2.37. Thermal offset

Because of their tight thermal coupling with the LPDDR4 device, hot spots on an SOC can induce thermal gradients across the LPDDR4 device. As these hot spots may not be located near the device thermal sensor, the devices' temperature compensated self-refresh circuit may not generate enough refresh cycles to guarantee memory retention. To address this shortcoming, the controller can provide a thermal offset that the memory uses to adjust its TCSR circuit to ensure reliable operation.

This offset is provided through MR4(6:5) to either or to both the channels. This temperature offset may modify refresh behavior for the channel to which the offset is provided. It will take a max of 200us to have the change reflected in MR4(2:0) for the channel to which the offset is provided. If the induced thermal gradient from the device temperature sensor location to the hot spot location of the controller is larger than 15 degrees C, then self-refresh mode will not reliably maintain memory contents.

To accurately determine the temperature gradient between the memory thermal sensor and the induced hot spot, the memory thermal sensor location must be provided to the LPDDR4 memory controller.

Support of thermal offset function is optional. Please refer to vendor datasheet to figure out if the function is supported or not.

## 2.38. Temperature Sensor

LPDDR4 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing de-rating is required in the elevated temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device TOPER may be used to determine whether operating temperature requirements are being met.

LPDDR4 devices shall monitor device temperature and update MR4 according to tTSI. Upon assertion of CKE (Low to High transition), the device temperature status bits shall be no older than tTSI. MR4 will be updated even when device is in Self Refresh state with CKE HIGH.

When using the temperature sensor, the actual device case temperature may be higher than the TOPER specification that applies for the standard or elevated temperature ranges. For example, TCASE may be above 85°C when MR4[2:0] equals 'b011. LPDDR4 devices shall allow for 2°C temperature margin between the point at which the device updates the MR4 value and the point at which the controller reconfigures the system accordingly. In the case of tight thermal coupling of the memory device to external hot spots, the maximum device temperature might be higher than what is indicated by MR4.

To assure proper operation using the temperature sensor, applications should consider the following factors:

- TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.
- ReadInterval is the time period between MR4 reads from the system.
- TempSensorInterval (tTSI) is maximum delay between internal updates of MR4.
- SysRespDelay is the maximum time between a read of MR4 and the response by the system.

In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation:

$$\text{TempGradient} \times (\text{ReadInterval} + \text{tTSI} + \text{SysRespDelay}) \leq 2^{\circ}\text{C}$$

**Table 70 - Temperature Sensor**

Parameter	Symbol	Max/Min	Value	Unit	Notes
System Temperature Gradient	TempGradient	Max	System Dependent	°C/s	
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	
Temperature Sensor Interval	tTSI	Max	32	ms	
System Response Delay	SysRespDelay	Max	System Dependent	ms	
Device Temperature Margin	TempMargin	Max	2	°C	

For example, if TempGradient is 10°C/s and the SysRespDelay is 1 ms:

$$(10^{\circ}\text{C/s}) \times (\text{ReadInterval} + 32\text{ms} + 1\text{ms}) \leq 2^{\circ}\text{C}$$

In this case, ReadInterval shall be no greater than 167ms.




Figure 125 - Temp sensor Timing

## 2.39. ZQ Calibration

The MPC command is used to initiate ZQ Calibration, which calibrates the output driver impedance across process, temperature, and voltage. ZQ Calibration occurs in the background of device operation, and is designed to eliminate any need for coordination between channels (i.e. it allows for channel independence).

There are two ZQ Calibration modes initiated with the MPC command: ZQCal Start, and ZQCal Latch. ZQCal Start initiates the SDRAM's calibration procedure, and ZQCal Latch captures the result and loads it into the SDRAM's drivers.

A ZQCal Start command may be issued anytime the LPDDR4-SDRAM is not in a power-down state. A ZQCal Latch Command may be issued anytime outside of power-down after tZQCAL has expired and all DQ bus operations have completed. The CA Bus must maintain a Deselect state during tZQLAT to allow CA ODT calibration settings to be updated. The following mode register fields that modify I/O parameters cannot be changed following a ZQCal Start command and before tZQCAL has expired:

- PU-Cal (Pull-up Calibration VOH Point)
- PDDS (Pull Down Drive Strength and Rx Termination)
- DQ-ODT (DQ ODT Value)
- CA-ODT (CA ODT Value)


### 2.39.1. ZQCal Reset

The ZQCal Reset command resets the output impedance calibration to a default accuracy of +/- 30% across process, voltage, and temperature. This command is used to ensure output impedance accuracy to +/- 30% when ZQCal Start and ZQCal Latch commands are not used.

The ZQCal Reset command is executed by writing MR10-OP[0]=1B.

**Table 71 - ZQCal Timing Parameters**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
ZQ Calibration Time	tZQCAL	min	1								us	
ZQ Calibration Latch Time	tZQLAT	min	max(30ns, 8nCK)								ns	
ZQ Calibration Reset Time	tZQRESET	min	max(50ns, 3nCK)								ns	



### Figure 126 - ZQCal Timing

## 2.39.2. Multi-Channel Considerations

The LPDDR4-SDRAM includes a single ZQ pin and associated ZQ Calibration circuitry. Calibration values from this circuit will be used by both channels according to the following protocol:

1. ZQCal Start commands may be issued to either or both channels.
2. ZQCal Start commands may be issued when either or both channels are executing other commands and other commands may be issued during tZQCAL.
3. ZQCal Start commands may be issued to both channels simultaneously.
4. The ZQCal Start command will begin the calibration unless a previously requested ZQ calibration is in progress.
5. If a ZQCal Start command is received while a ZQ calibration is in progress on the SDRAM, the ZQCal Start command will be ignored and the in-progress calibration will not be interrupted.
6. ZQCal Latch commands are required for each channel.
7. ZQCal Latch commands may be issued to both channels simultaneously.
8. ZQCal Latch commands will latch results of the most recent ZQCal Start command provided tZQCAL has been met.
9. ZQCal Latch commands which do not meet tZQCAL will latch the results of the most recently completed ZQ calibration.
10. ZQ Reset MRW commands will only reset the calibration values for the channel issuing the command.

In compliance with complete channel independence, either channel may issue ZQCal Start and ZQCal Latch commands as needed without regard to the state of the other channel.

## 2.39.3. ZQ External Resistor, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and VDDQ.

If the system configuration shares the CA bus to form a x32 (or wider) channel, the ZQ pin of each die's x16 channel shall use a separate ZQCal resistor.

If the system configuration has more than one rank, and if the ZQ pins of both ranks are attached to a single resistor, then the SDRAM controller must ensure that the ZQ Cal's don't overlap.

The total capacitive loading on the ZQ pin must be limited to 25pF.

Example: If a system configuration shares a CA bus between 'n' channels to form a n \* 16 wide bus, and no means are available to control the ZQCal separately for each channel (i.e. separate CS, CKE, or CK), then each x16 channel must have a separate ZQCal resistor.

Example: For a x32, two rank system, each x16 channel must have its own ZQCal resistor, but the ZQCal resistor can be shared between ranks on each x16 channel. In this configuration, the CS signal can be used to ensure that the ZQCal commands for Rank[0] and Rank[1] don't overlap.



### 2.39.3.1. ZQ Wiring for Byte-mode PKG including mixed configuration


Standard LPDDR4 package ballmaps allocate one ZQ ball per die. Byte-mode packages potentially support more die for higher package memory density. In order to use ballmaps developed for Standard LPDDR4, an alternate ZQ ball wiring strategy is employed when packages contain Byte-mode devices as shown in Figure in section 2.1.

Since the wiring strategy for Byte-mode and Mixed packages shares a single ZQ resistor among ranks, applications must ensure that the ZQ cal's do not overlap. (See section 4.33.2.1)

Below are specific wiring notes for dual channel (x32) LPDDR4 packages

1. For packages using only standard devices
  - ZQ0 is connected to rank 0 DRAM
  - ZQ1 is connected to rank 1 DRAM (if present)
  - ZQ2 is connected to rank 2 DRAM (if present)
2. For packages using only byte-mode devices
  - ZQ0 is connected to all lower byte[7:0] or upper byte [15:8] DRAM(s)
  - ZQ1 is connected to opposite byte of all DRAM(s) from those connected to ZQ0
  - ZQ2 is NC
3. For packages using both standard and byte-mode devices
  - ZQ0 is connected to all lower byte[7:0] or upper byte [15:8] DRAM(s)
  - ZQ1 is connected to opposite byte of all DRAM(s) from those connected to ZQ0
  - Standard DRAM(s) may be connected to either ZQ0 or ZQ1
  - ZQ2 is NC.

Multi-rank packages containing Byte-mode devices place additional loading on the I/O and power topologies and therefore may not be appropriate for all application environments.



## 2.40. Pull up/Pull down Driver Characteristics and Calibration

**Table 72 - Pull-down Driver Characteristics, with ZQ Calibration**

$R_{ONPD,nom}$	Resistor	Min	Nom	Max	Unit
40 Ohm	$R_{ON40PD}$	0.9	1.0	1.1	RZQ/6
48 Ohm	$R_{ON48PD}$	0.9	1.0	1.1	RZQ/5
60 Ohm	$R_{ON60PD}$	0.9	1.0	1.1	RZQ/4
80 Ohm	$R_{ON80PD}$	0.9	1.0	1.1	RZQ/3
120 Ohm	$R_{ON120PD}$	0.9	1.0	1.1	RZQ/2
240 Ohm	$R_{ON240PD}$	0.9	1.0	1.1	RZQ/1

Notes

1. All values are after ZQ calibration. Without ZQ Calibration  $R_{ONPD}$  values are +/- 30%

**Table 73 - Pull-up Driver Characteristics, with ZQ Calibration**

$VOH_{PU,nom}$	$VOH,nom(mV)$	Min	Nom	Max	Unit
$VDDQ*0.5$	300	0.9	1.0	1.1	$VOH,nom$
$VDDQ*0.6$	360	0.9	1.0	1.1	$VOH,nom$

Notes

1. All values are after ZQ Calibration. Without ZQ Calibration  $VOH(nom)$  values are  $\pm$  30%.
2.  $VOH,nom$  (mV) values are based on a nominal  $VDDQ = 0.6$  V.

**Table 74 - Terminated Valid Calibration Points**

$VOH_{PU,nom}$	ODT Values					
	240	120	80	60	48	40
$VDDQ*0.5$	Valid	Valid	Valid	DNU	DNU	DNU
$VDDQ*0.6$	DNU	Valid	DNU	Valid	Valid	Valid

Notes

1. Once the output is calibrated for a given  $VOH(nom)$  calibration point, the ODT value may be changed without recalibration.
2. If the  $VOH(nom)$  calibration point is changed, then re-calibration is required.
3. DNU = Do Not Use


## 2.41. On Die Termination Command/Address Bus

ODT (On-Die Termination) is a feature of the LPDDR4 SDRAM that allows the SDRAM to turn on/off termination resistance for CK\_t, CK\_c, CS and CA[5:0] signals without the ODT control pin.

The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices via Mode Register setting.

A simple functional representation of the DRAM ODT feature is shown in the Figure below

**Figure 127 - Functional Representation of CA ODT**



### 2.41.1. ODT Mode Register and ODT State Table

ODT termination values are set and enabled via MR11. The CA bus (CK\_t, CK\_C, CS, CA[5:0]) ODT resistance values are set by MR11 OP[6:4]. The default state for the CA is ODT disabled.

ODT is applied on the CA bus to the CK\_t, CK\_c, CS and CA[5:0] signals. Generally, only one termination load will be present even if multiple devices are sharing the command signals. In contrast to LPDDR4 where the ODT\_CA input is used in combination with mode registers, LPDDR4X uses mode registers exclusively to enable CA termination. Before enabling CA termination via MR11, all ranks should have appropriate MR22 termination settings programmed. In a multi rank system, the terminating rank should be trained first, followed by the nonterminating rank(s).

**Table 75 - Command Bus ODT State**

ODTE-CA MR11[6:4]	ODT_CA bond pad	ODTD-CA MR22[5]	ODTE-CK MR22[3]	ODTE-CS MR22[4]	ODT State for CA	ODT State for CK_t/CK_c	ODT State for CS
Disabled <sup>1</sup>	Valid <sup>2</sup>	Valid <sup>2</sup>	Valid <sup>2</sup>	Off	Off	Off	Disabled <sup>1</sup>
Valid <sup>2</sup>	0	0	0	On	On	On	Valid <sup>2</sup>
Valid <sup>2</sup>	0	0	1	On	On	Off	Valid <sup>2</sup>
Valid <sup>2</sup>	0	1	0	On	Off	On	Valid <sup>2</sup>
Valid <sup>2</sup>	0	1	1	On	Off	Off	Valid <sup>2</sup>
Valid <sup>2</sup>	1	0	0	Off	On	On	Valid <sup>2</sup>
Valid <sup>2</sup>	1	0	1	Off	On	Off	Valid <sup>2</sup>

Notes


1. Default value

2. "Valid" means "0 or 1"

### 2.41.2. ODT Mode Register and ODT characteristics

A functional representation of the on-die termination is shown in the figure below.

$$RTT = V_{out} / |I_{out}|$$



**Figure 128 - CA On Die Termination**

**Table 76 - ODT DC Electrical Characteristics**

(assuming RZQ=240Ω +/- 1% over the entire operating temperature range after a proper ZQ calibration up to 3200Mbps)

MR11 OP[6:4]	RTT	Vout	Min	Nom	Max	Unit	Notes
001	240Ω	VOLdc=0.1*VDD2	0.8	1.0	1.1	RZQ	1,2,3
		VOMdc=0.33*VDD2	0.9	1.0	1.1		1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.2		1,2,3
010	120Ω	VOLdc=0.1*VDD2	0.8	1.0	1.1	RZQ/2	1,2,3
		VOMdc=0.33*VDD2	0.9	1.0	1.1		1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.2		1,2,3
011	80Ω	VOLdc=0.1*VDD2	0.8	1.0	1.1	RZQ/3	1,2,3
		VOMdc=0.33*VDD2	0.9	1.0	1.1		1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.2		1,2,3
100	60Ω	VOLdc=0.1*VDD2	0.8	1.0	1.1	RZQ/4	1,2,3
		VOMdc=0.33*VDD2	0.9	1.0	1.1		1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.2		1,2,3
101	48Ω	VOLdc=0.1*VDD2	0.8	1.0	1.1	RZQ/5	1,2,3
		VOMdc=0.33*VDD2	0.9	1.0	1.1		1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.2		1,2,3
110	40Ω	VOLdc=0.1*VDD2	0.8	1.0	1.1	RZQ/6	1,2,3
		VOMdc=0.33*VDD2	0.9	1.0	1.1		1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.2		1,2,3
Mismatch CA-CA within clk group		0.33*VDD2	-		TBD <sup>1</sup>	%	1,2,4

**Notes**

1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
2. Pull-dn ODT resistors are recommended to be calibrated at 0.33\*VDD2. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5\*VDD2 and 0.1\*VDD2.
3. Measurement definition for RTT: tbd
4. CA to CA mismatch within clock group (CA,CS) variation for a given component including CK\_t and CK\_c (characterized).

$$CA - CA_{mismatch} = \frac{RODT(max) - RODT(min)}{RODT(avg)}$$

### 2.41.3. ODT for Command/Address update time

ODT for Command/Address update time after Mode Register set are shown in the figure below




Figure 129 - CA ODT setting update timing in 4 Clock Cycle Command

Table 77 - ODT CA AC timing


Parameter	Symbol	min max	LPDDR4-1600/1866/2133/2400/3200/3733/4266	Units	Note
ODT CA Value Update Time	t <sub>ODTUP</sub>	Min	RU (t <sub>bd</sub> ns/tCK(avg))		

## 2.42. On-die Termination

ODT (On-Die Termination) is a feature of the LPDDR4 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS<sub>t</sub>, DQS<sub>c</sub> and DMI signals without the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices during Write operation.

The ODT feature is off and cannot be supported in Power Down and Self-Refresh modes.

A simple functional representation of the DRAM ODT feature is shown in following Figure.



**Figure 130 - Functional Representation of DQ ODT**

The switch is enabled by the internal ODT control logic, which uses the Write-1 or Mask Write-1 command and other mode register control information. The value of  $R_{TT}$  is determined by the settings of Mode Register bits.

### 2.42.1. ODT Mode Register

The ODT Mode is enabled if MR11 OP[3:0] are non zero. In this case, the value of  $R_{TT}$  is determined by the settings of those bits. The ODT Mode is disabled if MR11 OP[3] = 0.

### 2.42.2. Asynchronous ODT

When ODT Mode is enabled in MR11 OP[3:0], DRAM ODT is always Hi-Z. DRAM ODT feature is automatically turned ON asynchronously based on the Write-1 or Mask Write-1 command that DRAM samples. After the write burst is complete, DRAM ODT featured is automatically turned OFF asynchronously.

Following timing parameters apply when DRAM ODT mode is enabled:

- ODTLon, tODTon,min, tODTon,max
- ODTLoff, tODToff,min, tODToff,max

ODTLon is a synchronous parameter and it is the latency from CAS-2 command to tODTon reference.

ODTLon latency is a fixed latency value for each speed bin. Each speed bin has a different ODTLon latency.

Minimum  $R_{TT}$  turn-on time (tODTon,min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on.

Maximum  $R_{TT}$  turn on time (tODTon,max) is the point in time when the ODT resistance is fully on.

tODTon,min and tODTon,max are measured once ODTLon latency is satisfied from CAS-2 command.

ODTLoff is a synchronous parameter and it is the latency from CAS-2 command to tODToff reference.



ODTLoft latency is a fixed latency value for each speed bin. Each speed bin has a different ODTLoft latency.

Minimum RTT turn-off time ( $t_{ODTOff,min}$ ) is the point in time when the device termination circuit starts to turn off the ODT resistance.

Maximum ODT turn off time ( $t_{ODTOff,max}$ ) is the point in time when the on-die termination has reached high impedance.

$t_{ODTOff,min}$  and  $t_{ODTOff,max}$  are measured once ODTLoft latency is satisfied from CAS-2 command.

**Table 78 - ODTLon and ODTLoft Latency Values**


ODTLon Latency <sup>a)</sup>		ODTLoft Latency <sup>b)</sup>		Lower Frequency Limit (>)	Upper Frequency Limit (≤)
WL Set "A"	WL Set "B"	WL Set "A"	WL Set "B"		
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	6	N/A	22	533	800
4	12	20	28	800	1066
4	14	22	32	1066	1333
6	18	24	36	1333	1600
6	20	26	40	1600	1866
8	24	28	44	1866	2133
nCK	nCK	nCK	nCK	MHz	MHz

a. ODTLon is referenced from CAS-2 command. See timing diagram examples below.



b. ODTLoft is shown in table assumes BL=16. For BL32, 8 tCK should be added.

**Table 79 - Asynchronous ODT turn on and turn off timing**

Parameter	800~2133MHz	Unit
$t_{ODTOn,min}$	1.5	ns
$t_{ODTOn,max}$	3.5	ns
$t_{ODTOff,min}$	1.5	ns
$t_{ODTOff,max}$	3.5	ns



**Figure 131 - Asynchronous ODTon/ODToff Timing**



### 2.42.3. ODT during Write Leveling

If ODT is enabled in MR11 OP[3:0], in Write Leveling mode, DRAM always provides the termination on DQS\_t/DQS\_c signals. DQ termination is always off in Write Leveling mode regardless.

**Table 80 - DRAM Termination Function in Write Leveling Mode**

ODT Enabled in MR11	DQS_t/DQS_c termination	DQ termination
Disabled	OFF	OFF
Enabled	ON	OFF

## 2.43. On Die Termination for DQ, DQS and DMI

On-Die Termination effective resistance  $R_{TT}$  is defined by MR bits MR11 OP[2:0].

ODT is applied to the DQ, DMI, DQS\_t and DQS\_c pins.

A functional representation of the on-die termination is shown in the figure below.

$$R_{TT} = V_{out} / |I_{out}|$$




Figure 134 - DQ On Die Termination

**Table 81 - ODT DC Electrical Characteristics**

(assuming RZQ=240Ω +/- 1% over the entire operating temperature range after a proper ZQ calibration)

MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Notes
001	240Ω	VOLdc=0.20*VDDQ	0.8	1.0	1.1	RZQ	1,2
		VOMdc=0.50*VDDQ	0.9	1.0	1.1		1,2
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2
010	120Ω	VOLdc=0.20*VDDQ	0.8	1.0	1.1	RZQ/2	1,2
		VOMdc=0.50*VDDQ	0.9	1.0	1.1		1,2
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2
011	80Ω	VOLdc=0.20*VDDQ	0.8	1.0	1.1	RZQ/3	1,2
		VOMdc=0.50*VDDQ	0.9	1.0	1.1		1,2
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2
100	60Ω	VOLdc=0.20*VDDQ	0.8	1.0	1.1	RZQ/4	1,2
		VOMdc=0.50*VDDQ	0.9	1.0	1.1		1,2
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2
101	48Ω	VOLdc=0.20*VDDQ	0.8	1.0	1.1	RZQ/5	1,2
		VOMdc=0.50*VDDQ	0.9	1.0	1.1		1,2
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2
110	40Ω	VOLdc=0.20*VDDQ	0.8	1.0	1.1	RZQ/6	1,2
		VOMdc=0.50*VDDQ	0.9	1.0	1.1		1,2
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2
Mismatch DQ-DQ within byte		0.50*VDDQ	-		2	%	1,2,3

**Notes**

1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see 3.4 on voltage and temperature sensitivity.
2. Pull-dn ODT resistors are recommended to be calibrated at 0.75\*VDDQ and 0.2\*VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g., calibration at 0.75\*VDDQ and 0.1\*VDDQ.
3. DQ to DQ mismatch within byte variation for a given component including DQS\_t and DQS\_c (characterized).

$$DQ - DQ_{mismatch} = \frac{RODT(max) - RODT(min)}{RODT(avg)}$$

## 2.44. Output Driver and Termination Register Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

**Table 82 - Output Driver and Termination Register Sensitivity Definition**

Resistor	Definition Point	Min	Max	Unit	Notes
$R_{ONPD}$	$0.50 \times VDDQ$	$90 - (dR_{on}dT \times  \Delta T ) - (dR_{on}dV \times  \Delta V )$	$110 + (dR_{on}dT \times  \Delta T ) + (dR_{on}dV \times  \Delta V )$	%	1,2
$VOH_{PU}$	$0.50 \times VDDQ$	$90 - (dVOHdT \times  \Delta T ) - (dVOHdV \times  \Delta V )$	$110 + (dVOHdT \times  \Delta T ) + (dVOHdV \times  \Delta V )$	%	1,2,5
$R_{TT(I/O)}$	$0.50 \times VDDQ$	$90 - (dR_{on}dT \times  \Delta T ) - (dR_{on}dV \times  \Delta V )$	$110 + (dR_{on}dT \times  \Delta T ) + (dR_{on}dV \times  \Delta V )$	%	1,2,3
$R_{TT(In)}$	$0.50 \times VDDQ$	$90 - (dR_{on}dT \times  \Delta T ) - (dR_{on}dV \times  \Delta V )$	$110 + (dR_{on}dT \times  \Delta T ) + (dR_{on}dV \times  \Delta V )$	%	1,2,4

Notes

- $\Delta T = T - T(@ \text{ Calibration})$ ,  $\Delta V = V - V(@ \text{ Calibration})$
- $dR_{ONdT}$ ,  $dR_{ONdV}$ ,  $dVOHdT$ ,  $dVOHdV$ ,  $dR_{TTdT}$ , and  $dR_{TTdV}$  are not subject to production test but are verified by design and characterization.
- This parameter applies to Input/Output pin such as DQS, DQ and DMI and the input pins such as CK, CA, and CS.
- Refer to Section "Pull Up/Pull Down Driver Characteristics for VOHPU".

**Table 83 - Output Driver and Termination Register Temperature and Voltage Sensitivity**

Symbol	Parameter	Min	Max	Unit
$dR_{ONdT}$	$R_{ON}$ Temperature Sensitivity	0.00	0.75	%/°C
$dR_{ONdV}$	$R_{ON}$ Voltage Sensitivity	0.00	0.20	%/mV
$dVOHdT$	VOH Temperature Sensitivity	0.00	0.75	%/°C
$dVOHdV$	VOH Voltage Sensitivity	0.00	0.35	%/mV
$dR_{TTdT}$	$R_{TT}$ Temperature Sensitivity	0.00	0.75	%/°C
$dR_{TTdV}$	$R_{TT}$ Voltage Sensitivity	0.00	0.20	%/mV

## 2.45. Power Down Mode

### 2.45.1. Power Down Entry and Exit

Power-down is asynchronously entered when CKE is driven LOW. CKE must not go LOW while the following operations are in progress:

- Mode Register Read
- Mode Register Write
- Read
- Write
- VREF(CA) Range and Value setting via MRW
- VREF(DQ) Range and Value setting via MRW
- Command Bus Training mode Entering/Exiting via MRW
- VRCG High Current mode Entering/Exiting via MRW

And the LPDDR4 DRAM cannot be placed in power-down state during "Start DQS Interval Oscillator" operation.

CKE can go LOW while any other operations such as row activation, Precharge, Auto-Precharge, or Refresh are in progress. The power-down IDD specification will not be applied until such operations are complete. Power-down entry and exit are shown in Figure 137.

Entering power-down deactivates the input and output buffers, excluding CKE and Reset\_n. To ensure that there is enough time to account for internal delay on the CKE signal path, CS input is required stable Low level and CA input level is don't care after CKE is driven LOW, this timing period is defined as tCKELCS. Clock input is required after CKE is driven LOW, this timing period is defined as tCKELCK. CKE LOW will result in deactivation of all input receivers except Reset\_n after tCKELCK has expired. In power-down mode, CKE must be held LOW; all other input signals except Reset\_n are "Don't Care". CKE LOW must be maintained until tCKE,min is satisfied.

No refresh operations are performed in power-down mode except Self Refresh power-down. The maximum duration in non-Self Refresh power-down mode is only limited by the refresh requirements outlined in the Refresh command section.

The power-down state is asynchronously exited when CKE is driven HIGH. CKE HIGH must be maintained until tCKE,min is satisfied. A valid, executable command can be applied with power-down exit latency tXP after CKE goes HIGH. Power-down exit latency is defined in the AC timing parameter table.


Clock frequency change or Clock Stop is inhibited during tCMDCKE, tCKELCK, tCKCKEH, tXP, tMRWCKEL and tZQCKE periods.

If power-down occurs when all banks are idle, this mode is referred to as idle power-down. If power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. And If power-down occurs when Self Refresh is in progress, this mode is referred to as Self Refresh power-down in which the internal refresh is continuing in the same way as Self Refresh mode.

VDDQ may be turned off during power-down after tCKELCK(Max(5ns,5nCK)) is satisfied(Refer to Figure 137 about tCKELCK). Prior to exiting power-down, V<sub>DDQ</sub> must be within its minimum/maximum operating range.




When CA, CK and/or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including power-down when VDDQ is stable and within its minimum/maximum operating range.



NOTES : 1. Input clock frequency can be changed or the input clock can be stopped or floated during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of  $t_{CKCKEH}$  of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.

**Figure 135 - Basic Power-down Entry and Exit Timing**




NOTES : 1. CKE must be held HIGH until the end of the burst operation.

2. Minimum Delay time from Read Command or Read with Auto-Precharge Command to falling edge of CKE signal is as follows.


Read Post-amble = 0.5nCK : MR1 OP[7]=[0] :  $(RL \times tCK) + tDQSK(Max) + ((BL/2) \times tCK) + 1tCK$

Read Post-amble = 1.5nCK : MR1 OP[7]=[1] :  $(RL \times tCK) + tDQSK(Max) + ((BL/2) \times tCK) + 2tCK$

**Figure 136 - Read and Read with Auto-precharge to Power-Down Entry**



### Figure 137 - Write and Mask Write to Power-Down Entry




NOTES : 1. CKE must be held HIGH until the end of the burst operation.

2. Delay time from Write with Auto-Precharge Command or Mask Write with Auto-Precharge Command to falling edge of CKE signal is more than  $(WL \times tCK) + tDQSS(Max) + tDQS2DQ(Max) + ((BL/2) \times tCK) + (nWR \times tCK) + (2 \times tCK)$

3. Internal Precharge Command


4. This timing is applied regardless of DQ ODT Disable/Enable setting: MR11[OP2:0].

**Figure 138 - Write and Masked Write with Auto Precharge to Power-Down Entry**




NOTES : 1. CKE must be held HIGH until tCMDCKE is satisfied.


**Figure 139 - Refresh entry to Power-Down Entry**



**Figure 140 - Activate Command to Power-Down Entry**



**Figure 141 - Precharge Command to Power-Down Entry**




NOTES : 1. CKE must be held HIGH until the end of the burst operation.

2. Minimum Delay time from Mode Register Read Command to falling edge of CKE signal is as follows:

Read Post-amble = 0.5nCK : MR1 OP[7]=[0] :  $(RL \times tCK) + tDQSK(Max) + ((BL/2) \times tCK) + 1tCK$

Read Post-amble = 1.5nCK : MR1 OP[7]=[1] :  $(RL \times tCK) + tDQSK(Max) + ((BL/2) \times tCK) + 2tCK$

**Figure 142 - Mode Register Read to Power-Down Entry**




NOTES : 1. CKE must be held HIGH until tMRWCKEL is satisfied.

2. This timing is the general definition for Power Down Entry after Mode Register Write Command.

When a Mode Register Write Command changes a parameter or starts an operation that requires special timing longer than tMRWCKEL, that timing must be satisfied before CKE is driven low.

Changing the Vref(DQ) value is one example, in this case the appropriate Vref\_time-Short/Middle/Long must be satisfied.

**Figure 143 - MRW to Power-Down Entry**



**Figure 144 - MPC ZQCAL\_start to Power-Down Entry**

**Table 84 - Power Down AC Timing**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	min	Max(7.5ns, 4nCK)								-	
Delay from valid command to CKE input LOW	tCMDCKE	min	Max(1.75ns, 3nCK)								ns	1
Valid Clock Requirement after CKE Input low	tCKELCK	min	Max(5ns, 5nCK)								ns	1
Valid CS Requirement before CKE Input Low	tCSCKE	min	1.75								ns	
Valid CS Requirement after CKE Input low	tCKELCS	min	Max(5ns, 5nCK)								ns	
Valid Clock Requirement before CKE Input High	tCKCKEH	min	Max(1.75ns, 3nCK)								ns	1
Exit power- down to next valid command delay	tXP	min	Max(7.5ns, 5nCK)								ns	1
Valid CS Requirement before CKE Input High	tCSCKEH	min	1.75								ns	
Valid CS Requirement after CKE Input High	tCKEHCS	min	Max(7.5ns, 5nCK)								ns	
Valid Clock and CS Requirement after CKE Input low after MRW Command	tMRWCKEL	min	Max(14ns, 10nCK)								ns	1
Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command	tZQCKE	min	Max(1.75ns, 3nCK)								ns	1


**Notes**

1. Delay time has to satisfy both analog time(ns) and clock count(nCK).

For example, tCMDCKE will not expire until CK has toggled through at least 3 full cycles (3 \*tCK) and 1.75ns has transpired.

The case which 3nCK is applied to is shown below.

For example, tCMDCKE will not expire until CK has toggled through at least 3 full cycles (3 \*tCK) and 1.75ns has transpired. The case which 3nCK is applied to is shown In Figure below.


**Figure 145 - tCMDCKE Timing**



## 2.46. Input clock stop and frequency change

LPDDR4 SDRAMs support input clock frequency change during CKE LOW under the following conditions:

- $t_{CK(ABS)min}$  is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to changing the frequency;
- The related timing conditions ( $t_{RCD}$ ,  $t_{RP}$ ) have been met prior to changing the frequency;
- The initial clock frequency shall be maintained for a minimum of  $t_{CKELCK}$  after CKE goes LOW;
- The clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of  $t_{CKCKEH}$  prior to CKE going HIGH

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR4 devices support clock stop during CKE LOW under the following conditions:

- $CK_t$  and  $CK_c$  are don't care during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to stopping the clock;
- The related timing conditions ( $t_{RCD}$ ,  $t_{RP}$ ) have been met prior to stopping the clock;
- The initial clock frequency shall be maintained for a minimum of  $t_{CKELCK}$  after CKE goes LOW;
- The clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of  $t_{CKCKEH}$  prior to CKE going HIGH

LPDDR4 devices support input clock frequency change during CKE HIGH under the following conditions:

- $t_{CK(ABS)min}$  is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- Any Activate, Read, Read with auto Precharge, Write, Write with auto Precharge, MPC(WRFIFO,RDFIFO, RDDQCAL), Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The related timing conditions ( $t_{RCD}$ ,  $t_{WR}$ ,  $t_{RP}$ ,  $t_{MRW}$ ,  $t_{MRR}$ , etc.) have been met prior to changing the frequency;
- CS shall be held LOW during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- The LPDDR4 SDRAM is ready for normal operation after the clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of  $2 \cdot t_{CK} + t_{XP}$ .

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR4 devices support clock stop during CKE HIGH under the following conditions:

- CK\_t is held LOW and CK\_c is held HIGH during clock stop;
- CS shall be held LOW during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate, Read, Write, MPC(WRFIFO,RDFIFO,RDDQCAL), Precharge, Mode Register Write or Mode Register Read commands must have executed to completion, including any associated data bursts and extra 4 clock cycles must be provided prior to stopping the clock;
- The related timing conditions (tRCD, tWR, tRP, tMRW, tMRR, tZQLAT, etc.) have been met prior to stopping the clock;
- Read with auto pre-charge and write with auto pre-charge commands need extra 4 clock cycles in addition to the related timing constraints, nWR and nRTP, to complete the operations.
- REFab, REFpb, SRE, SRX and MPC(Zqcal Start) commands are required to have 4 additional clocks prior to stopping the clock same as CKE=L case.
- The LPDDR4 SDRAM is ready for normal operation after the clock is restarted and satisfies tCH(abs) and tCL(abs) for a minimum of  $2 \cdot tCK + tXP$ .

## 2.47. Truth Tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4 device must be reset or power-cycled and then restarted through the specified initialization sequence before normal operation can continue.

CKE signal has to be held High when the commands listed in the command truth table input.

### 2.47.1. Command Truth Table

Command	SDR Command Pins	SDR CA Pins (6)						CK_t edge	Notes
	CS	CA0	CA1	CA2	CA3	CA4	CA5		
Deselect (DES)	L	X						R1	1,2
Multi Purpose Command (MPC)	H	L	L	L	L	L	OP6	R1	1,9
	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	
Precharge (Per Bank, All Bank)	H	L	L	L	L	H	AB	R1	1,2,3,4
	L	BA0	BA1	BA2	V	V	V	R2	
Refresh (Per Bank, All Bank)	H	L	L	L	H	L	AB	R1	1,2,3,4
	L	BA0	BA1	BA2	V	V	V	R2	
Self Refresh Entry	H	L	L	L	H	H	V	R1	1,2
	L	V						R2	
Write-1	H	L	L	H	L	L	BL	R1	1,2,3,6,7,9
	L	BA0	BA1	BA2	V	C9	AP	R2	
Self Refresh Exit	H	L	L	H	L	H	V	R1	1,2
	L	V						R2	
Mask Write-1	H	L	L	H	H	L	L	R1	1,2,3,5,6,9
	L	BA0	BA1	BA2	V	C9	AP	R2	
RFU	H	L	L	H	H	H	V	R1	1,2
	L	V						R2	
Read-1	H	L	H	L	L	L	BL	R1	1,2,3,6,7,9
	L	BA0	BA1	BA2	V	C9	AP	R2	
CAS-2 (Write-2, Mask Write-2, Read-2 or MRR-2, MPC)	H	L	H	L	L	H	C8	R1	1,8,9
	L	C2	C3	C4	C5	C6	C7	R2	
RFU	H	L	H	L	H	L	V	R1	1,2
	L	V						R2	
RFU	H	L	H	L	H	H	V	R1	1,2
	L	V						R2	
MRW-1	H	L	H	H	L	L	OP7	R1	1,11
	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	
MRW-2	H	L	H	H	L	H	OP6	R1	1,11
	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	

Command	SDR Command Pins	SDR CA Pins (6)						CK_t edge	Notes
	CS	CA0	CA1	CA2	CA3	CA4	CA5		
MRR-1	H	L	H	H	H	L	V	R1	1,2,12
	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	
RFU	H	L	H	H	H	H	V	R1	1,2
	L	V						R2	
Activate-1	H	H	L	R12	R13	R14	R15	R1	1,2,3,10
	L	BA0	BA1	BA2	R16	R10	R11	R2	
Activate-2	H	R17	R18	R6	R7	R8	R9	R1	1,10,13
	L	R0	R1	R2	R3	R4	R5	R2	

#### Notes

- All LPDDR4 commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock. Deselect command is 1 clock cycle long.
- "V" means "H" or "L" (a defined logic level). "X" means don't care in which case CA[5:0] can be floated.
- Bank addresses BA[2:0] determine which bank is to be operated upon.
- AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.
- Mask Write-1 command supports only BL 16. For Mask Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).
- AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an auto-precharge will occur to the bank associated with the Write, Mask Write or Read command.
- If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L".
- For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
- Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands.
- Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between. Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.
- MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before issuing MRW-2 command.
- MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.
- In case of the densities which not to use R17 and R18 as row address, R17 and R18 must both be driven High for every ACT-2 command to maintain backward compatibility.

## 2.48. TRR Mode - Target Row Refresh

A LPDDR4 SDRAM's row has a limited number of times a given row can be accessed within a refresh period ( $t_{REFW} * 2$ ) prior to requiring adjacent rows to be refreshed. The Maximum Activate Count (MAC) is the maximum number of activates that a single row can sustain within a refresh period before the adjacent rows need to be refreshed. The row receiving the excessive activates is the Target Row (TRn), the adjacent rows to be refreshed are the victim rows. When the MAC limit is reached on TRn, either the LPDDR4 SDRAM receive all ( $R * 2$ ) Refresh Commands before another row activate is issued, or the LPDDR4 SDRAM should be placed into Targeted Row Refresh (TRR) mode. The TRR Mode will re-fresh the rows adjacent to the TRn that encountered tMAC limit.

If LPDDR4 SDRAM supports Unlimited MAC value: MR24 [OP2:0=000] and MR24 [OP3=1], Target Row Refresh operation is not required. Even though LPDDR4 SDRAM allows to set MR24 [OP7=1]: TRR mode enable, in this case LPDDR4 SDRAM's behavior is vendor specific. For example, a certain LPDDR4 SDRAM may ignore MRW command for entering/exiting TRR mode or a certain SDRAM may support commands related TRR mode. See vendor device datasheets for details about TRR mode definition at supporting Unlimited MAC value case.

There could be a maximum of two target rows to a victim row in a bank. The cumulative value of the activates from the two target rows on a victim row in a bank should not exceed MAC value as well.


MR24 fields required to support the new TRR settings. Setting MR24 [OP7=1] enables TRR Mode and setting MR24 [OP7=0] disables TRR Mode. MR24 [OP6:OP4] defines which bank (BAn) the target row is located in (See MR24 table for details).

The TRR mode must be disabled during initialization as well as any other LPDDR4 SDRAM calibration modes. The TRR mode is entered from a DRAM Idle State, once TRR mode has been entered, no other Mode Register commands are allowed until TRR mode is completed, except setting MR24 [OP7=0] to interrupt and reissue the TRR mode is allowed.

When enabled; TRR Mode is self-clearing; the mode will be disabled automatically after the completion of defined TRR flow; after the 3rd BAn precharge has completed plus tMRD. Optionally the TRR mode can also be exited via another MRS command at the completion of TRR by setting MR24 [OP7=0]; if the TRR is exited via another MRS command, the value written to MR24 [OP6:OP4] are don't cares.



### 2.48.1. TRR Mode Operation

1. The timing diagram in Figure "TRR Mode Timing Example" depicts TRR mode. The following steps must be performed when TRR mode is enabled. This mode requires all three ACT (ACT1, ACT2 and ACT3) and three corresponding PRE commands (PRE1, PRE2 and PRE3) to complete TRR mode. A Precharge All (PREA) commands issued while LPDDR4 SDRAM is in TRR mode will also perform precharge to BAn and counts towards a PREn command.
2. Prior to issuing the MRW command to enter TRR mode, the SDRAM should be in the idle state. A MRW command must be issued with MR24 [OP7=1] and MR24 [OP6:OP4] defining the bank in which the targeted row is located. All other MR24 bits should remain unchanged.
3. No activity is to occur in the DRAM until tMRD has been satisfied. Once tMRD has been satisfied, the only commands to BAn allowed are ACT and PRE until the TRR mode has been completed.
4. The first ACT to the BAn with the TRn address can now be applied, no other command is allowed at this point. All other banks must remain inactive from when the first BAn ACT command is issued until  $[(1.5 * tRAS) + tRP]$  is satisfied.
5. After the first ACT to the BAn with the TRn address is issued, a PRE to BAn is to be issued  $(1.5 * tRAS)$  later; and then followed tRP later by the second ACT to the BAn with the TRn address. Once the 2nd activate to the BAn is issued, nonBAn banks are allowed to have activity.
6. After the second ACT to the BAn with the TRn address is issued, a PRE to BAn is to be issued tRAS later and then followed tRP later by the third ACT to the BAn with the TRn address.
7. After the third ACT to the BAn with the TRn address is issued, a PRE to BAn would be issued tRAS later; and once the third PRE has been issued, nonBAn bank groups are not allowed to have activity until TRR mode is exited. The TRR mode is completed once tRP plus tMRD is satisfied.
8. TRR mode must be completed as specified to guarantee that adjacent rows are refreshed. Any-time the TRR mode is interrupted and not completed, the interrupted TRR Mode must be cleared and then subsequently performed again. To clear an interrupted TRR mode, an MR24 change is required with setting MR24 [OP7=0], MR24 [OP6:OP4] are don't care, followed by three PRE to BAn, tRP time in between each PRE command. The complete TRR sequence (Steps 2-7) must be then re-issued and completed to guarantee that the adjacent rows are refreshed.
9. Refresh command to the LPDDR4 SDRAM or entering Self-Refresh mode is not allowed while the DRAM is in TRR mode.



#### Note

1. TRn is targeted row.
2. Bank BAn represents the bank in which the targeted row is located.
3. TRR mode self-clears after tMRD + tRP measured from 3rd BAn precharge PRE3 at clock edge Th4.
4. TRR mode or any other activity can be re-engaged after tRP + tMRD from 3rd BAn precharge PRE3.  
PRE\_ALL also counts if issued instead of PREn. TRR mode is cleared by DRAM after PRE3 to the BAn bank.
5. Activate commands to BAn during TRR mode do not provide refreshing support, i.e. the Refresh counter is unaffected.
6. The DRAM must restore the degraded row(s) caused by excessive activation of the targeted row (TRn) necessary to meet refresh requirements.
7. A new TRR mode must wait tMRD+tRP time after the third precharge.
8. BAn may not be used with any other command.
9. ACT and PRE are the only allowed commands to BAn during TRR Mode.
10. Refresh commands are not allowed during TRR mode.
11. All DRAM timings are to be met by DRAM during TRR mode such as tFAW. Issuing of ACT1, ACT2 and ACT3 counts towards tFAW budget.

 DONT CARE
  TIME BREAK

**Figure 146 - TRR Mode Timing Example**

## 2.49. Post Package Repair - PPR

LPDDR4 supports Fail Row address repair as an optional feature and it is readable through MR25 OP[7:0].

PPR provides simple and easy repair method in the system and Fail Row address can be repaired by the electrical programming of Electrical-fuse scheme.

With PPR, LPDDR4 can correct 1Row per Bank.

Electrical-fuse cannot be switched back to un-fused states once it is programmed. The controller should prevent unintended the PPR mode entry and repair.

### 2.49.1. Fail Row Address Repair


The following is procedure of PPR.

1. Before entering 'PPR' mode, All banks must be Precharged
2. Enable PPR using MR4 bit "OP4=1" and wait tMRD
3. Issue ACT command with Fail Row address
4. Wait tPGM to allow DRAM repair target Row Address internally then issue PRE
5. Wait tPGM\_Exit after PRE which allow DRAM to recognize repaired Row address RAn
6. Exit PPR with setting MR4 bit "OP4=0"
7. Issue RESET command after tPGMPST
8. Repeat steps in '3.3.2 Reset Initialization with Stable Power' section
9. In More than one fail address repair case, Repeat Step 2 to 8

Once PPR mode is exited, to confirm if target row is repaired correctly, host can verify by writing data into the target row and reading it back after PPR exit with MR4 [OP4=0] and tPGMPST.

The following Timing diagram show PPR related MR bits and its operation.





**Figure 147 - PPR Timing**

#### Notes

1. During tPGM, any other commands (including refresh) are not allowed on each die.
2. With one PPR command, only one row can be repaired at one time per die.
3. RESET command is required at the end of every PPR procedure.
4. During PPR, memory contents is not refreshed and may be lost.
5. Assert Reset\_n below 0.2 X V<sub>DD2</sub>. Reset\_n needs to be maintained LOW for minimum tPW\_RESET. CKE must be pulled LOW at least 10ns before deasserting Reset\_n.
6. After RESET command, follow steps 4 to 10 in 'Voltage Ramp and Device Initialization' section.

**Table 85 - PPR Timing Parameters**

Parameter	Symbol	min	max	Unit	Note
PPR Programming Time	tPGM	1000	-	ms	
PPR Exit Time	tPGM_Exit	15	-	ns	
New Address Setting time	tPGMPST	50	-	us	
PPR Programming Clock	tCKPGM	1.25	-	ns	

### 3. Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 86 - Absolute Maximum DC Ratings**

Parameter	Symbol	Min	Max	Unit	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.1	V	1
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.5	V	1
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.5	V	1
Voltage on Any Pin except VDD1 relative to VSS	VIN, VOUT	-0.4	1.5	V	
Storage Temperature	TSTG	-55	125	°C	2

Notes

1. See the section "Power-up, Initialization, and Power-off" for information about relationships between power supplies.
2. Storage Temperature is the case surface temperature on the center/top side of the device. For the measurement conditions, please refer to JESD51-2 standard.

## 4. AC and DC Operating Conditions

### 4.1. Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Core Power 1	VDD1	1.70	1.80	1.95	V	1,2
Core Power 2 & CA Power	VDD2	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	VDDQ	0.57	0.60	0.65	V	2,3,4,5

#### Notes

- VDD1 uses significantly less current than VDD2.
- The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- The voltage noise tolerance from DC to 20MHz exceeding a pk-pk tolerance of 45mV at the DRAM ball is not included in the TdIVW.
- VDDQ (max) may be extended to 0.67 V as an option in case the operating clock frequency is equal or less than 800 Mhz.
- Pull up, pull down and ZQ calibration tolerance spec is valid only in normal VDDQ tolerance range (0.57V - 0.65V).

### 4.2. Input Leakage Current

Parameter	Symbol	Min	Max	Unit	Notes
Input Leakage current	$I_L$	-4	4	uA	1,2

#### Notes

- For CK\_t, CK\_c, CKE, CS, CA, ODT\_CA and RESET\_n. Any input  $0V \leq V_{IN} \leq VDD2$  (All other pins not under test = 0V).
- CA ODT is disabled for CK\_t, CK\_c, CS, and CA.

### 4.3. Input/Output Leakage Current

Parameter	Symbol	Min	Max	Unit	Notes
Input/Output Leakage current	$I_{OZ}$	-5	5	uA	1,2

#### Notes

- For DQ, DQS\_t, DQS\_c and DMI. Any I/O  $0V \leq V_{OUT} \leq VDDQ$ .
- I/Os status are disabled: High Impedance and ODT Off.

### 4.4. Operating Temperature

Parameter	Symbol	Min	Max	Unit	Note
Operating Temperature	Standard	-25	85	°C	1
	Extended	85	105		1

#### Notes

- Operating Temperature is the case surface temperature on the center-top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2 standard.
- Some applications require operation of LPDDR4 in the maximum temperature conditons in the Elevated Temperature Range between 85°C and 105°C case temperature. For LPDDR4 devices, derating may be necessary to operate in this range. See MR4 on the section "Mode Register".
- Either the device case temperature rating or the temperature sensor (See the section of "Temperature Sensor") may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Elevated Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

## 5. AC and DC Input Measurement Levels

### 5.1. 1.1V High speed LVCMOS (HS\_LLVC MOS)

#### 5.1.1. Standard specifications

All voltages are referenced to ground except where noted.

#### 5.1.2. DC electrical characteristics

##### 5.1.2.1. Input Level for CKE


This definition applies to CKE\_A/B.

**Table 87 - LPDDR4 Input level for CKE**

Parameter	Symbol	Min	Max	Unit	Notes
Input high level (AC)	VIH(AC)	$0.75 \cdot V_{DD2}$	$V_{DD2} + 0.2$	V	1
Input low level (AC)	VIL(AC)	-0.2	$0.25 \cdot V_{DD2}$	V	1
Input high level (DC)	VIH(DC)	$0.65 \cdot V_{DD2}$	$V_{DD2} + 0.2$	V	
Input low level (DC)	VIL(DC)	-0.2	$0.35 \cdot V_{DD2}$	V	

Notes

1. Refer to LPDDR4 AC Over/Undershoot section.



**Figure 148 - Input AC timing definition for CKE**

### 5.1.2.2. LPDDR4 Input Level for Reset\_n and ODT\_CA


This definition applies to Reset\_n and ODT\_CA.

**Table 88 - LPDDR4 Input AC timing definition for Reset\_n and ODT\_CA**

Parameter	Symbol	Min	Max	Unit	Notes
Input high level	VIH	$0.8 \cdot V_{DD2}$	$V_{DD2} + 0.2$	V	1
Input low level	VIL	-0.2	$0.20 \cdot V_{DD2}$	V	1

Notes

1. Refer to LPDDR4 AC Over/Undershoot section.




**Figure 149 - Input AC timing definition**

### 5.1.3. AC Over/Undershoot

#### 5.1.3.1. LPDDR4 AC Over/Undershoot

**Table 89 - LPDDR4 AC Over/Undershoot**

Parameter	Specification	Units
Maximum peak amplitude allowed for overshoot area	0.35	V
Maximum peak amplitude allowed for undershoot area	0.35	V
Maximum overshoot area above VDD/VDDQ	0.8	V-ns
Maximum undershoot area below VSS/VSSQ	0.8	V-ns



**Figure 150 - AC Overshoot and Undershoot Definition for Address and Control Pins**

## 5.2. Differential Input Voltage

### 5.2.1. Differential Input Voltage for CK

The minimum input voltage need to satisfy both Vindiff\_CK and Vindiff\_CK /2 specification at input receiver and their measurement period is 1tCK. Vindiff\_CK is the peak to peak voltage centered on 0 volts differential and Vindiff\_CK /2 is max and min peak voltage from 0V.




Figure 151 - CK Differential Input Voltage

Table 90 - CK differential input voltage

Parameter	Symbol	Data Rate						Unit	Notes
		1600/1867 <sup>a</sup>		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
CK differential input voltage	Vindiff_CK	420	-	380	-	360	-	mV	1

Notes

1. The peak voltage of Differential CK signals is calculated in a following equation.

$$Vindiff\_CK = (\text{Max Peak Voltage}) - (\text{Min Peak Voltage})$$

$$\text{Max Peak Voltage} = \text{Max}(f(t))$$

$$\text{Min Peak Voltage} = \text{Min}(f(t))$$

$$f(t) = VCK\_t - VCK\_c$$

a. The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867.


## 5.2.2. Peak voltage calculation method

The peak voltage of Differential Clock signals are calculated in a following equation.

$$V_{IH.DIFF.Peak Voltage} = \text{Max}(f(t))$$

$$V_{IL.DIFF.Peak Voltage} = \text{Min}(f(t))$$

$$f(t) = V_{CK\_t} - V_{CK\_c}$$




NOTES : 1. V<sub>REF CA</sub> is LPDDR4 SDRAM internal setting value by V<sub>REF</sub> Training.

**Figure 152 - Definition of differential Clock Peak Voltage**



### 5.2.3. Single-Ended Input Voltage for Clock

The minimum input voltage need to satisfy both Vinse\_CK, Vinse\_CK\_High/Low specification at input receiver.



NOTES : 1.  $V_{REF\_CA}$  is LPDDR4 SDRAM internal setting value by  $V_{REF}$  Training.

**Figure 153 - Clock Single-Ended Input Voltage**


**Table 91 - Clock Single-Ended input voltage**

Parameter	Symbol	Data Rate						Unit	Note
		1600/1867 <sup>a</sup>		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
Clock Single-Ended input voltage	Vinse_CK	210	-	190	-	180	-	mV	
Clock Single-Ended input voltage High from V <sub>REF</sub> DQ	Vinse_CK_High	105	-	95	-	90	-	mV	
Clock Single-Ended input voltage Low from V <sub>REF</sub> DQ	Vinse_CK_Low	105	-	95	-	90	-	mV	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

## 5.2.4. Differential Input Slew Rate Definition for Clock

Input slew rate for differential signals (CK<sub>t</sub>, CK<sub>c</sub>) are defined and measured as shown in Figure below and the following Tables.



NOTES : 1. Differential signal rising edge from VILdiff\_CK to VIHdiff\_CK must be monotonic slope.  
2. Differential signal falling edge from VIHdiff\_CK to VILdiff\_CK must be monotonic slope.

**Figure 154 - Differential Input Slew Rate Definition for CK<sub>t</sub>, CK<sub>c</sub>**

**Table 92 - Differential Input Slew Rate Definition for CK<sub>t</sub>, CK<sub>c</sub>**

Description	From	To	Defined by
Differential input slew rate for rising edge(CK <sub>t</sub> - CK <sub>c</sub> )	VILdiff_CK	VIHdiff_CK	$ VILdiff\_CK - VIHdiff\_CK  / \Delta TRdiff$
Differential input slew rate for falling edge(CK <sub>t</sub> - CK <sub>c</sub> )	VIHdiff_CK	VILdiff_CK	$ VILdiff\_CK - VIHdiff\_CK  / \Delta TFdiff$

**Table 93 - Differential Input Level for CK<sub>t</sub>, CK<sub>c</sub>**

Parameter	Symbol	Data Rate						Unit	Notes
		1600/1867 <sup>a</sup>		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_CK	175	-	155	-	145	-	mV	
Differential Input Low	VILdiff_CK	-	-175	-	-155	-	-145	mV	


a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

**Table 94 - Differential Input Slew Rate for CK<sub>t</sub>, CK<sub>c</sub>**

Parameter	Symbol	Data Rate						Unit	Note
		1600/1867		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate for Clock	SRIdiff_CK	2	14	2	14	2	14	V/ns	

## 5.2.5. Differential Input Cross Point Voltage

The cross point voltage of differential input signals (CK<sub>t</sub>, CK<sub>c</sub>) must meet the requirements in Table below. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level.



NOTES : 1. The base level of Vix\_CK\_FR/RF is  $V_{REF\_CA}$  that is LPDDR4 SDRAM internal setting value by  $V_{REF}$  Training.

**Table 95 - Cross point voltage for differential input signals (Clock)**

Parameter	Symbol	Data Rate						Unit	Note
		1600/1867 <sup>a</sup>		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
Clock Differential input cross point voltage ratio	Vix_CK_ratio	-	25	-	25	-	25	%	1,2

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

**Notes**

- Vix\_CK\_Ratio is defined by this equation:  $Vix\_CK\_Ratio = Vix\_CK\_FR / |Min(f(t))|$
- Vix\_CK\_Ratio is defined by this equation:  $Vix\_CK\_Ratio = Vix\_CK\_RF / Max(f(t))$
- Vix\_CK\_FR is defined as delta between cross point (CK<sub>t</sub> fall, CK<sub>c</sub> rise) to  $Min(f(t))/2$ .  
Vix\_CK\_RF is defined as delta between cross point (CK<sub>t</sub> rise, CK<sub>c</sub> fall) to  $Max(f(t))/2$ .
- In LPDDR4X un-terminated case, CK mid-level is calculated as :  
High level = VDDQ, Low level = VSS, Mid-level =  $VDDQ/2$ .  
In LPDDR4 un-terminated case, Mid-level must be equal or lower than 369mV (33.6% of VDD2).

## 5.2.6. Differential Input Voltage for DQS

The minimum input voltage need to satisfy both  $V_{indiff\_DQS}$  and  $V_{indiff\_DQS} / 2$  specification at input receiver and their measurement period is  $1UI(t_{CK}/2)$ .  $V_{indiff\_DQS}$  is the peak to peak voltage centered on 0 volts differential and  $V_{indiff\_DQS} / 2$  is max and min peak voltage from 0V.




Figure 156 - DQS Differential Input Voltage

Table 96 - DQS differential input voltage

Parameter	Symbol	Data Rate						Unit	Notes
		1600/1867 <sup>a</sup>		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
DQS differential input	Vindiff_DQS	360	-	360	-	340	-	mV	1

### Notes

1. The peak voltage of Differential CK signals is calculated in a following equation.

$$V_{indiff\_DQS} = (\text{Max Peak Voltage}) - (\text{Min Peak Voltage})$$

$$\text{Max Peak Voltage} = \text{Max}(f(t))$$

$$\text{Min Peak Voltage} = \text{Min}(f(t))$$

$$f(t) = VDQS\_t - VDQS\_c$$

a. The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867.


### 5.2.7. Peak voltage calculation method

The peak voltage of Differential DQS signals are calculated in a following equation.

$$\text{VIH.DIFF.Peak Voltage} = \text{Max}(f(t))$$

$$\text{VIL.DIFF.Peak Voltage} = \text{Min}(f(t))$$

$$f(t) = \text{VDQS}_t - \text{VDQS}_c$$




NOTES : 1. VrefDQ is LPDDR4 SDRAM internal setting value by Vref Training.

**Figure 157 - Definition of differential DQS Peak Voltage**

## 5.2.8. Single-Ended Input Voltage for DQS

The minimum input voltage need to satisfy both  $V_{inse\_DQS}$ ,  $V_{inse\_DQS\_High/Low}$  specification at input receiver.



NOTES : 1.  $V_{refDQ}$  is LPDDR4 SDRAM internal setting value by Vref Training.

**Figure 158 - DQS Single-Ended Input Voltage**


**Table 97 - DQS Single-Ended input voltage**

Parameter	Symbol	Data Rate						Unit	Note
		1600/1867 <sup>a</sup>		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
DQS Single-Ended input voltage	Vinse_DQS	180	-	180	-	170	-	mV	
DQS Single-Ended input voltage High from V <sub>REF</sub> DQ	Vinse_DQS_High	90	-	90	-	85	-	mV	
DQS Single-Ended input voltage Low from V <sub>REF</sub> DQ	Vinse_DQS_Low	90	-	90	-	85	-	mV	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

### 5.2.9. Differential Input Slew Rate Definition for DQS

Input slew rate for differential signals (DQS<sub>t</sub>, DQS<sub>c</sub>) are defined and measured as shown in Figure below and Table below.



NOTES : 1. Differential signal rising edge from VILdiff\_DQS to VIHdiff\_DQS must be monotonic slope.  
2. Differential signal falling edge from VIHdiff\_DQS to VILdiff\_DQS must be monotonic slope.

**Figure 159 - Differential Input Slew Rate Definition for DQS<sub>t</sub>, DQS<sub>c</sub>**

**Table 98 - Differential Input Slew Rate Definition for DQS<sub>t</sub>, DQS<sub>c</sub>**

Description	From	To	Defined by
Differential input slew rate for rising edge(DQS <sub>t</sub> - DQS <sub>c</sub> )	VILdiff_DQS	VIHdiff_DQS	$ VILdiff\_DQS - VIHdiff\_DQS  / \Delta TRdiff$
Differential input slew rate for falling edge(DQS <sub>t</sub> - DQS <sub>c</sub> )	VIHdiff_DQS	VILdiff_DQS	$ VILdiff\_DQS - VIHdiff\_DQS  / \Delta TFdiff$

**Table 99 - Differential Input Level for DQS<sub>t</sub>, DQS<sub>c</sub>**

Parameter	Symbol	Data Rate						Unit	Note
		1600/1867 <sup>a</sup>		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_DQS	140	-	140	-	120	-	mV	
Differential Input Low	VILdiff_DQS	-	-140	-	-140	-	-120	mV	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

**Table 100 - Differential Input Slew Rate for DQS<sub>t</sub>, DQS<sub>c</sub>**


Parameter	Symbol	Data Rate						Unit	Note
		1600/1867 <sup>a</sup>		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate	SRI <sub>diff</sub>	2	14	2	14	2	14	V/ns	

Notes

1. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first

## 5.2.10. Differential Input Cross Point Voltage

The cross point voltage of differential input signals (DQS\_t, DQS\_c) must meet the requirements in Table below. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level that is  $V_{REFDQ}$ .



NOTES : 1. The base level of Vix\_DQS\_FR/RF is VrefDQ that is LPDDR4 SDRAM internal setting value by Vref Training.

Figure 160 - Vix Definition (DQS)

Table 101 - Cross point voltage for differential input signals (DQS)

Parameter	Symbol	Data Rate						Unit	Note
		1600/1867 <sup>a</sup>		2133/2400/3200		3733/4266			
		Min	Max	Min	Max	Min	Max		
DQS Differential input cross point voltage ratio	Vix_DQS_ratio	-	20	-	20	-	20	%	1,2

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

Notes

1. Vix\_CK\_Ratio is defined by this equation:  $Vix\_CK\_Ratio = Vix\_CK\_FR / |Min(f(t))|$

2. Vix\_CK\_Ratio is defined by this equation:  $Vix\_CK\_Ratio = Vix\_CK\_RF / Max(f(t))$

a. The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867.



### 5.3. Input Level for ODT(ca) input

Table 102 - LPDDR4 Input level for ODT(ca)

Symbol		Min	Max	Unit	Notes
ODT Input high level	VIHODT	$0.75 \cdot VDD2$	$VDD2 + 0.2$	V	
ODT Input low level	VILODT	-0.2	$0.25 \cdot VDD2$	V	

### 5.4. Single Ended Output Slew Rate




Figure 161 - Single Ended Output Slew Rate Definition


Table 103 - Output Slew Rate (Single-ended)

Parameter	Symbol	Value		Units
		Min (Note 1)	Max (Note 2)	
Single-ended Output Slew Rate ( $VOH = VDDQ \cdot 0.5$ )	SRQse	3.0	9.0	V/ns
Output slew-rate matching ratio (Rise to Fall)		0.8	1.2	
Description: SR: Slew Rate Q: Query Output (like in DQ, which stands for Data-in, Query-Output) se: Single-ended Signals				

Notes

1. Measured with output reference load.
2. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
3. The output slew rate for falling and rising edges is defined and measured between  $VOL(AC) = 0.2 \cdot VOH(DC)$  and  $VOH(AC) = 0.8 \cdot VOH(DC)$ .
4. Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

## 5.5. Differential Output Slew Rate



**Figure 162 - Differential Output Slew Rate Definition**

**Table 104 - Differential Output Slew Rate**

Parameter	Symbol	Value		Units
		Min (Note 1)	Max (Note 2)	
Differential Output Slew Rate ( $V_{OH} = V_{DDQ} \cdot 0.5$ )	SRQdiff	6	18	V/ns
Description: SR: Slew Rate Q: Query Output (like in DQ, which stands for Data-in, Query-Output) diff: Differential Signals				

### Notes

1. Measured with output reference load.
2. The output slew rate for falling and rising edges is defined and measured between  $V_{OL}(AC) = -0.8 \cdot V_{OH}(DC)$  and  $V_{OH}(AC) = 0.8 \cdot V_{OH}(DC)$ .
3. Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

## 5.6. Overshoot and Undershoot Specification for LVSTL


The levels are provided in Table below and Figure below.

**Table 105 - AC Overshoot / Undershoot Specification**

Parameter	Value	Units
Maximum peak amplitude allowed for overshoot area	0.3	V
Maximum peak amplitude allowed for undershoot area	0.3	V
Maximum overshoot area above VDD/VDDQ	0.1	V-ns
Maximum undershoot area below VSS/VSSQ	0.1	V-ns

**Notes**


1. VDD stands for VDD2 for CA[5:0], CK\_t, CK\_c, CS\_n, CKE and ODT. VDD stands for VDDQ for DQ, DMI, DQS\_t and DQS\_c.
2. VSS stands for VSS for CA[5:0], CK\_t, CK\_c, CS\_n, CKE and ODT. VSS stands for VSSQ for DQ, DMI, DQS\_t and DQS\_c.
3. Maximum peak amplitude values are referenced from actual VDD and VSS values.
4. Maximum area values are referenced from maximum operating VDD and VSS values.



**Figure 163 - AC Overshoot and Undershoot Definition**

## 5.7. LVSTL Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Note

1. All output timing parameter values are reported with respect to this reference load.  
This reference load is also used to report slew rate.

**Figure 164 - Driver Output Reference Load for Timing and Slew Rate**

## 5.8. LVSTL (Low Voltage Swing Terminated Logic) IO System

LVSTL I/O cell is comprised of pull-up, pull-down driver and a terminator. The basic cell is shown in figure below.




**Figure 165 - LVSTL I/O Cell**

To ensure that the target impedance is achieved the LVSTL I/O cell is designed to calibrated as below procedure.

1. First calibrate the pull-down device against a  $240\ \Omega$  resistor to  $V_{DDQ}$  via the ZQ pin.


- Set Strength Control to minimum setting.
- Increase drive strength until comparator detects data bit is less than  $V_{DDQ}/2$ .
- NMOS pull-down device is calibrated to  $240\ \Omega$ .



**Figure 166 - Pull-down calibration**

2. Then calibrate the pull-up device against the calibrated pull-down device.

- Set VOH target and NMOS controller ODT replica via MRS (VOH can be automatically controlled by ODT MRS).
- Set Strength Control to minimum setting.
- Increase drive strength until comparator detects data bit is greater than VOH target.
- NMOS pull-up device is now calibrated to VOH target.



**Figure 167 - Pull-up calibration**

## 6. Input/Output Capacitance

**Table 106 - Input/Output Capacitance**

Parameter	Symbol	Min/Max	4266-533	Unit	Note
Input capacitance, CK_t and CK_c	CCK	Min	0.5	pF	1,2
		Max	0.9		
Input capacitance delta, CK_t and CK_c	CDCK	Min	0.0	pF	1,2,3
		Max	0.09		
Input capacitance, all other input-only pins	CI	Min	0.5	pF	1,2,4
		Max	0.9		
Input capacitance delta, all other input-only pins	CDI	Min	-0.1	pF	1,2,5
		Max	0.1		
Input/output capacitance, DQ, DMI, DQS_t, DQS_c	CIO	Min	0.7	pF	1,2,6
		Max	1.3		
Input/output capacitance delta, DQS_t and DQS_c	CDDQS	Min	0.0	pF	1,2,7
		Max	0.1		
Input/output capacitance delta, DQ and DM	CDIO	Min	-0.1	pF	1,2,8
		Max	0.1		
Input/Output Capacitance ZQ	CZQ	Min	0.0	pF	1,2
		Max	5.0		

### Notes

1. This parameter applies to die device only (does not include package capacitance).
2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pins floating.
3. Absolute value of CCK\_t . CCK\_c.
4. CI applies to CS\_n, CKE, CA0~CA5.
5.  $CDI = CI \cdot 0.5 \cdot (CCK\_t + CCK\_c)$
6. DMI loading matches DQ and DQS.
7. Absolute value of CDQS\_t and CDQS\_c.
8.  $CDIO = CIO \cdot 0.5 \cdot (CDQS\_t + CDQS\_c)$  in byte-lane.

## 7. IDD Specification Parameters and Test Conditions

### 7.1. IDD Measurement Conditions

The following definitions are used within the IDD measurement tables unless stated otherwise:

LOW:  $V_{IN} \leq V_{IL(DC)} \text{ MAX}$

HIGH:  $V_{IN} \geq V_{IH(DC)} \text{ MIN}$

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See following tables for switching definition of signals.

**Table 107 - Definition of switching for CA input signals**

Switching for CA								
CK_t edge	R1	R2	R3	R4	R5	R6	R7	R8
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

Notes

1. CS must always be driven LOW.
2. 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
3. The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.

**Table 108 - CA pattern for IDD4R for BL=16**

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+9	HIGH	LOW		L	H	L	L	H	L
N+10	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+11	HIGH	LOW		H	H	H	H	H	H
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

Notes

1. BA[2:0] = 010, C[9:4] = 000000 or 111111, Burst Order C[3:2] = 00 or 11 (Same as LPDDR3 IDD4R Spec)
2. Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.



**Table 109 - CA pattern for IDD4W for BL=16**

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	Deselect	L	L	L	L	L	L
N+5	HIGH	LOW	Deselect	L	L	L	L	L	L
N+6	HIGH	LOW	Deselect	L	L	L	L	L	L
N+7	HIGH	LOW	Deselect	L	L	L	L	L	L
N+8	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+9	HIGH	LOW		L	H	L	L	H	L
N+10	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+11	HIGH	LOW		L	L	H	H	H	H
N+12	HIGH	LOW	Deselect	L	L	L	L	L	L
N+13	HIGH	LOW	Deselect	L	L	L	L	L	L
N+14	HIGH	LOW	Deselect	L	L	L	L	L	L
N+15	HIGH	LOW	Deselect	L	L	L	L	L	L

**Notes**

- BA[2:0] = 010, C[9:4] = 000000 or 111111 (Same as LPDDR3 IDD4W Spec.)
- Difference from LPDDR3 Spec:
  - No burst ordering
  - CA pins are kept low with DES CMD to reduce ODT current.

**Table 110 - Data Pattern for IDD4W (DBI off) for BL=16**

DBI OFF case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	16	16		

**Notes**

1. Simplified pattern compared with last showing.
2. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

Table 111 - Data Pattern for IDD4R (DBI off) for BL=16

DBI OFF case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	16	16		

## Notes

1. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

Table 112 - Data Pattern for IDD4W (DBI on) for BL=16

DBI ON case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

## Notes

1. Green colored cells are DBI enabled burst.

Table 113 - Data Pattern for IDD4R (DBI on) for BL=16

DBI ON case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

## Notes

1. Green colored cells are DBI enabled burst.

**Table 114 - CA pattern for IDD4R for BL=32**

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+17	HIGH	LOW		L	H	L	L	H	L
N+18	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+19	HIGH	LOW		H	H	L	H	H	H
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L
N	HIGH	HIGH	Read-1	L	H	L	L	L	L

**Notes**

1. BA[2:0] = 010, C[9:5] = 00000 or 11111, Burst Order C[4:2] = 000 or 111

**Table 115 - CA pattern for IDD4W for BL=32**

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+17	HIGH	LOW		L	H	L	L	H	L
N+18	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+19	HIGH	LOW		L	L	L	H	H	H
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L
N	HIGH	HIGH	Write-1	L	L	H	L	L	L

**Notes**

1. BA[2:0] = 010, C[9:5] = 00000 or 11111

Table 116 - Data Pattern for IDD4W (DBI off) for BL=32

	DBI OFF case									No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
BL32	1	1	1	1	1	1	1	1	0	8
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	1	1	1	1	1	1	0	0	0	6
BL39	1	1	1	1	0	0	0	0	0	4
BL40	1	1	1	1	1	1	1	1	0	8
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4



DBI OFF case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL46	1	1	1	1	1	1	0	0	0	6
BL47	1	1	1	1	0	0	0	0	0	4
BL48	1	1	1	1	1	1	0	0	0	6
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	1	1	0	2
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	0	0	0	0
BL53	0	0	0	0	1	1	1	1	0	4
BL54	1	1	1	1	1	1	1	1	0	8
BL55	1	1	1	1	0	0	0	0	0	4
BL56	0	0	0	0	0	0	1	1	0	2
BL57	0	0	0	0	1	1	1	1	0	4
BL58	1	1	1	1	1	1	0	0	0	6
BL59	1	1	1	1	0	0	0	0	0	4
BL60	1	1	1	1	1	1	1	1	0	8
BL61	1	1	1	1	0	0	0	0	0	4
BL62	0	0	0	0	0	0	0	0	0	0
BL63	0	0	0	0	1	1	1	1	0	4
No. of 1's	32	32	32	32	32	32	32	32		

#### Notes

1. Simplified pattern compared with last showing. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

Table 117 - Data Pattern for IDD4R (DBI off) for BL=32

	DBI OFF case									No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
BL32	1	1	1	1	1	1	1	1	0	8
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	1	1	1	1	1	1	0	0	0	6
BL39	1	1	1	1	0	0	0	0	0	4
BL40	1	1	1	1	1	1	1	1	0	8
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4

DBI OFF case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL46	1	1	1	1	1	1	0	0	0	6
BL47	1	1	1	1	0	0	0	0	0	4
BL48	1	1	1	1	1	1	1	1	0	8
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	0	0	0	0
BL51	0	0	0	0	1	1	1	1	0	4
BL52	1	1	1	1	1	1	0	0	0	6
BL53	1	1	1	1	0	0	0	0	0	4
BL54	0	0	0	0	0	0	1	1	0	2
BL55	0	0	0	0	1	1	1	1	0	4
BL56	0	0	0	0	0	0	0	0	0	0
BL57	0	0	0	0	1	1	1	1	0	4
BL58	1	1	1	1	1	1	1	1	0	8
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	1	1	0	2
BL61	0	0	0	0	1	1	1	1	0	4
BL62	1	1	1	1	1	1	0	0	0	6
BL63	1	1	1	1	0	0	0	0	0	4
No. of 1's	32	32	32	32	32	32	32	32		

#### Notes

1. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

Table 118 - Data Pattern for IDD4W (DBI on) for BL=32

	DBI ON case									No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
BL32	0	0	0	0	0	0	0	0	1	1
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	0	0	0	0	0	0	1	1	1	3
BL39	1	1	1	1	0	0	0	0	0	4
BL40	0	0	0	0	0	0	0	0	1	1
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4

DBI ON case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL46	0	0	0	0	0	0	1	1	1	3
BL47	1	1	1	1	0	0	0	0	0	4
BL48	0	0	0	0	0	0	1	1	1	3
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	1	1	0	2
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	0	0	0	0
BL53	0	0	0	0	1	1	1	1	0	4
BL54	0	0	0	0	0	0	0	0	1	1
BL55	1	1	1	1	0	0	0	0	0	4
BL56	0	0	0	0	0	0	1	1	0	2
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	1	1	1	3
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	0	0	1	1
BL61	1	1	1	1	0	0	0	0	0	4
BL62	0	0	0	0	0	0	0	0	0	0
BL63	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	32	32	16	

#### Notes

1. Green colored cells are DBI enabled burst.

Table 119 - Data Pattern for IDD4R (DBI on) for BL=32

	DBI ON case									No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4
BL32	0	0	0	0	0	0	0	0	1	1
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	0	0	0	0	0	0	1	1	1	3
BL39	1	1	1	1	0	0	0	0	0	4
BL40	0	0	0	0	0	0	0	0	1	1
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4

DBI ON case										No. of 1's
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
BL46	0	0	0	0	0	0	1	1	1	3
BL47	1	1	1	1	0	0	0	0	0	4
BL48	0	0	0	0	0	0	0	0	1	1
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	0	0	0	0
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	1	1	1	3
BL53	1	1	1	1	0	0	0	0	0	4
BL54	0	0	0	0	0	0	1	1	0	2
BL55	0	0	0	0	1	1	1	1	0	4
BL56	0	0	0	0	0	0	0	0	0	0
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	0	0	1	1
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	1	1	0	2
BL61	0	0	0	0	1	1	1	1	0	4
BL62	0	0	0	0	0	0	1	1	1	3
BL63	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	32	32	16	

## Notes

- Green colored cells are DBI enabled burst.

## 7.2. IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire extended temperature range. The values described below is the specification for 2ch based measurement.

**Table 120 - LPDDR4 IDD Specification Parameters and Operating Conditions**

Parameter/Condition	Symbol	Power Supply	Units	Notes
Operating one bank active-precharge current: tCK = tCKmin; tRC = tRCmin; CKE is HIGH; CS is LOW between valid commands; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD0 <sub>1</sub>	VDD1	mA	
	IDD0 <sub>2</sub>	VDD2	mA	
	IDD0 <sub>Q</sub>	VDDQ	mA	3
Idle power-down standby current: tCK = tCKmin; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD2P <sub>1</sub>	VDD1	mA	
	IDD2P <sub>2</sub>	VDD2	mA	
	IDD2P <sub>Q</sub>	VDDQ	mA	3
Idle power-down standby current with clock stop: CK <sub>t</sub> = LOW, CK <sub>c</sub> = HIGH; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT disabled	IDD2PS <sub>1</sub>	VDD1	mA	
	IDD2PS <sub>2</sub>	VDD2	mA	
	IDD2PS <sub>Q</sub>	VDDQ	mA	3
Idle non power-down standby current: tCK = tCKmin; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable ODT disabled	IDD2N <sub>1</sub>	VDD1	mA	
	IDD2N <sub>2</sub>	VDD2	mA	
	IDD2N <sub>Q</sub>	VDDQ	mA	3
Idle non power-down standby current with clock stopped: CK <sub>t</sub> = LOW; CK <sub>c</sub> = HIGH; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT disabled	IDD2NS <sub>1</sub>	VDD1	mA	
	IDD2NS <sub>2</sub>	VDD2	mA	
	IDD2NS <sub>Q</sub>	VDDQ	mA	3
Active power-down standby current: tCK = tCKmin; CKE is LOW; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled	IDD3P <sub>1</sub>	VDD1	mA	
	IDD3P <sub>2</sub>	VDD2	mA	
	IDD3P <sub>Q</sub>	VDDQ	mA	3



Parameter/Condition	Symbol	Power Supply	Units	Notes
Active power-down standby current with clock stop: CK_t=LOW, CK_c=HIGH; CKE is LOW; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable ODT disabled	IDD3PS <sub>1</sub>	VDD1	mA	
	IDD3PS <sub>2</sub>	VDD2	mA	
	IDD3PS <sub>Q</sub>	VDDQ	mA	4
Active non-power-down standby current: tCK = tCKmin; CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled	IDD3N <sub>1</sub>	VDD1	mA	
	IDD3N <sub>2</sub>	VDD2	mA	
	IDD3N <sub>Q</sub>	VDDQ	mA	4
Active non-power-down standby current with clock stopped: CK_t=LOW, CK_c=HIGH; CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable ODT disabled	IDD3NS <sub>1</sub>	VDD1	mA	
	IDD3NS <sub>2</sub>	VDD2	mA	
	IDD3NS <sub>Q</sub>	VDDQ	mA	4
Operating burst READ current: tCK = tCKmin; CS is LOW between valid commands; One bank is active; BL = 16 or 32; RL = RL(MIN); CA bus inputs are switching; 50% data change each burst transfer ODT disabled	IDD4R <sub>1</sub>	VDD1	mA	
	IDD4R <sub>2</sub>	VDD2	mA	
	IDD4R <sub>Q</sub>	VDDQ	mA	5
Operating burst WRITE current: tCK = tCKmin; CS is LOW between valid commands; One bank is active; BL = 16 or 32; WL = WLmin; CA bus inputs are switching; 50% data change each burst transfer ODT disabled	IDD4W <sub>1</sub>	VDD1	mA	
	IDD4W <sub>2</sub>	VDD2	mA	
	IDD4W <sub>Q</sub>	VDDQ	mA	4
All-bank REFRESH Burst current: tCK = tCKmin; CKE is HIGH between valid commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5 <sub>1</sub>	VDD1	mA	
	IDD5 <sub>2</sub>	VDD2	mA	
	IDD5 <sub>Q</sub>	VDDQ	mA	4
All-bank REFRESH Average current: tCK = tCKmin; CKE is HIGH between valid commands; tRC = tREFI; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5AB <sub>1</sub>	VDD1	mA	
	IDD5AB <sub>2</sub>	VDD2	mA	
	IDD5AB <sub>Q</sub>	VDDQ	mA	4

Parameter/Condition	Symbol	Power Supply	Units	Notes
Per-bank REFRESH Average current: tCK = tCKmin; CKE is HIGH between valid commands; tRC = tREFI/8; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5PB <sub>1</sub>	VDD1	mA	
	IDD5PB <sub>2</sub>	VDD2	mA	
	IDD5PB <sub>Q</sub>	VDDQ	mA	4
Self refresh current (85°C): CK_t=LOW, CK_c=HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6 <sub>1</sub>	VDD1	mA	6,7,8,10
	IDD6 <sub>2</sub>	VDD2	mA	6,7,8,10
	IDD6 <sub>Q</sub>	VDDQ	mA	4,6,7,8,10
Self refresh current (45°C): CK_t=LOW, CK_c=HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6 <sub>1</sub>	VDD1	mA	6,7,8,10
	IDD6 <sub>2</sub>	VDD2	mA	6,7,8,10
	IDD6 <sub>Q</sub>	VDDQ	mA	4,6,7,8,10
Self refresh current (25°C): CK_t=LOW, CK_c=HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6 <sub>1</sub>	VDD1	mA	6,7,8,10
	IDD6 <sub>2</sub>	VDD2	mA	6,7,8,10
	IDD6 <sub>Q</sub>	VDDQ	mA	4,6,7,8,10
Self refresh current (105°C): CK_t=LOW, CK_c=HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6ET <sub>1</sub>	VDD1	mA	7,8,11
	IDD6ET <sub>2</sub>	VDD2	mA	7,8,11
	IDD6ET <sub>Q</sub>	VDDQ	mA	4,7,8,11

#### Notes

- Published IDD values are the maximum of the distribution of the arithmetic mean.
- ODT disabled: MR11[2:0] = 000B.
- IDD current specifications are tested after the device is properly initialized.
- Measured currents are the summation of VDDQ and VDD2.
- Guaranteed by design with output load = 5pF and RON = 40 ohm.
- The 1x Self-Refresh Rate is the rate at which the LPDDR4 device is refreshed internally during Self-Refresh, before going into the elevated Temperature range.
- This is the general definition that applies to full array Self Refresh.
- Supplier datasheets may contain additional Self Refresh IDD values for temperature subranges within the Standard or elevated Temperature Ranges.
- For all IDD measurements, VIHCKE = 0.8 x VDD2, VILCKE = 0.2 x VDD2.
- IDD6 up to 85°C is guaranteed, and it is typical value of the distribution of the arithmetic mean.
- IDD6ET is a typical value, is sampled only, and is not tested.

## 8. Electrical Characteristics and AC Timing

### 8.1. Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR4 device.

#### 8.1.1. Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left( \sum_{j=1}^N tCK_j \right) / N$$

where  $N = 200$

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

#### 8.1.2. Definition for tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.

tCK(abs) is not subject to production test.

#### 8.1.3. Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left( \sum_{j=1}^N tCH_j \right) / (N \times tCK(avg))$$

where  $N = 200$

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left( \sum_{j=1}^N tCL_j \right) / (N \times tCK(avg))$$

where  $N = 200$

#### 8.1.4. Definition for tCH(abs) and tCL(abs)

tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.

tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.

Both tCH(abs) and tCL(abs) are not subject to production test.

#### 8.1.5. Definition for tJIT(per)

tJIT(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

$tJIT(per) = \text{Min/max of } \{tCK_i - tCK(avg) \text{ where } i = 1 \text{ to } 200\}.$

tJIT(per),act is the actual clock jitter for a given system.

tJIT(per),allowed is the specified allowed clock period jitter.

tJIT(per) is not subject to production test.

#### 8.1.6. Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

$tJIT(cc) = \text{Max of } |\{tCK(i+1) - tCK(i)\}|.$

tJIT(cc) defines the cycle to cycle jitter.

tJIT(cc) is not subject to production test.

## 8.2. Clock Timing

**Table 121 - Clock timings**

Parameter	Symbol	min max	1600	2400	3200	3733	4266	Unit	Note
Average Clock Period	tCK (avg)	min	1.25	0.833	0.625	0.536	0.468	ns	
		max	100	100	100	100	100		
Average high pulse width	tCH (avg)	min	0.46	0.46	0.46	0.46	tbd	tCK (avg)	
		max	0.54	0.54	0.54	0.54	tbd		
Average low pulse width	tCL (avg)	min	0.46	0.46	0.46	0.46	tbd	tCK (avg)	
		max	0.54	0.54	0.54	0.54	tbd		
Absolute Clock Period	tCK (abs)	min	tCK(avg)min + tJIT(per)min					ns	
		max	-						
Absolute clock HIGH pulse width	tCH (abs)	min	0.43	0.43	0.43	0.43	tbd	tCK (avg)	
		max	0.57	0.57	0.57	0.57	tbd		
Absolute clock LOW pulse width	tCL (abs)	min	0.43	0.43	0.43	0.43	tbd	tCK (avg)	
		max	0.57	0.57	0.57	0.57	tbd		
Clock Period Jitter	tJIT (per)	min	-70	-50	-40	-40	tbd	ps	
		max	70	50	40	40	tbd		
Maximum Clock Jitter between two consecutive clock cycles	tJIT (cc)	min	-					ps	
		max	140	100	80	80	tbd		

### 8.3. Temperature Derating for AC Timing

**Table 122 - Temperature Derating for AC timing**

Parameter	Symbol	min max	533	1066	1600	2133	2667	3200	3733	4266	Unit	Note
DQS output access time from CK_t/CK_c (derated)	tDQSCK	max	3600								ps	
RAS-to-CAS delay (derated)	tRCD	min	tRCD + 1.875								ns	
ACTIVATE-to- ACTIVATE command period (derated)	tRC	min	tRC + 3.75								ns	
Row active time (derated)	tRAS	min	tRAS + 1.875								ns	
Row precharge time (derated)	tRP	min	tRP + 1.875								ns	
Active bank A to active bank B (derated)	tRRD	min	tRRD + 1.875								ns	

Notes

1. Timing derating applies for operation at 85°C to 105°C

## 8.4. CA Rx voltage and timing

The command and address(CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.




Figure 168 - CA Receiver(Rx) mask





Figure 169 - Across pin Vref CA voltage variation

$V_{cent\_CA}(\text{pin avg})$  is defined as the midpoint between the largest  $V_{cent\_CA}$  voltage level and the smallest  $V_{cent\_CA}$  voltage level across all CA and CS pins for a given DRAM component. Each CA pin  $V_{cent}$  level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in the above figure. This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level  $V_{ref}$  will be set by the system to account for  $R_{on}$  and ODT settings.


**CK\_t, CK\_c Data-in at DRAM Pin**  
**Minimum CA Eye center aligned**



TcIVW for all CA signals is defined as centered on the CK\_t/CK\_c crossing at the DRAM pin.

**Figure 170 - CA Timing at the DRAM pins**

All of the timing terms in figure 150 are measured from the CK\_t/CK\_c to the center(midpoint) of the TcIVW window taken at the VcIVW\_total voltage levels centered around Vcent\_CA(pin mid).



Note

1.  $SRIN\_cIVW = VcIVW\_Total / (tr \text{ or } tf)$ , signal must be monotonic within tr and tf range.

**Figure 171 - CA TcIPW and SRIN\_cIVW definition (for each input pulse)**

Notes

1.  $SRIN\_cIVW = VcIVW / (tr \text{ or } tf)$ , signal must be monotonic within tr and tf range.






Figure 172 - CA VIHIL\_AC definition (for each input pulse)

Table 123 - Command Address Input Parameters

Parameter	Symbol	min max	DQ-1333 <sup>A)</sup>	DQ-1600/ 1867	DQ-3200	DQ-3733	DQ-4266	Unit	Note
Rx Mask voltage - p-p	VcIVW	max	175	175	155	155	145	mV	1,2,3
Rx timing window	TcIVW	max	0.3	0.3	0.3	0.3	0.3	UI	1,2,3
CA AC input pulse amplitude pk-pk	VIHL_AC	min	210	210	190	190	180	mV	4,7
CA input pulse width	TcIPW	min	0.55	0.55	0.6	0.6	0.6	UI	5
Input Slew Rate over VcIVW	SRIN_cIVW	min	1	1	1	1	1	V/ns	6
		max	7	7	7	7	7		

A. The following Rx voltage and absolute timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. For example the TcIVW(ps) = 450ps at or below 1333 operating frequencies.

Notes

1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
2. Rx mask voltage VcIVW total(max) must be centered around Vcent\_CA(pin mid).
3. Vcent\_CA must be within the adjustment range of the CA internal Vref.
4. CA only input pulse signal amplitude into the receiver must meet or exceed VIH AC at any point over the total UI. No timing requirement above level. VIH AC is the peak to peak voltage centered around Vcent\_CA(pin mid) such that VIH\_AC/2 min must be met both above and below Vcent\_CA.
5. CA only minimum input pulse width defined at the Vcent\_CA(pin mid).
6. Input slew rate over VcIVW Mask centered at Vcent\_CA(pin mid).
7. VIH\_AC does not have to be met when no transitions are occurring.

## 8.5. DRAM Data Timing




Figure 173 - Read data timing definitions  $t_{QH}$  and  $t_{DQSQ}$  across on DQ signals per DQS group




Figure 174 - Read data timing  $t_{QW}$  valid window defined per DQ signal

**Table 124 - Read Output timings**

Parameter	Symbol	min max	1600/ 1867	2133/ 2400	3200	3733	4266	Unit	Note
<b>Data Timing</b>									
DQS_t,DQS_c to DQ Skew total, per group, per access (DBIDisabled)	tDQSQ	max	0.18					UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Disabled)	tQH	min	min(tQSH, tQSL)					UI	
DQ output window time total, per pin (DBI-Disabled)	tQW_total	min	0.75	0.73	0.7	0.7	0.7	UI	3
DQ output window time deterministic, per pin (DBIDisabled)	tQW_dj	min	tbd	tbd	tbd	tbd	tbd	UI	2,3
DQS_t,DQS_c to DQ Skew total,per group, per access (DBI-Enabled)	tDQSQ_DBI	max	0.18					UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)	tQH_DBI	min	min(tQSH_DBI, tQSL_DBI)					UI	
DQ output window time total, per pin (DBI-enabled)	tQW_total_DBI	min	0.75	0.73	0.7	0.7	0.7	UI	3
<b>Data Strobe Timing</b>									
DQS, DQS# differential output low time (DBI-Disabled)	tQSL	min	tCL(abs)-0.05					tCK (avg)	3,4
DQS, DQS# differential output high time (DBI-Disabled)	tQSH	min	tCH(abs)-0.05					tCK (avg)	3,5
DQS, DQS# differential output low time (DBI-Enabled)	tQSL_DBI	min	tCL(abs)-0.045					tCK (avg)	4,6
DQS, DQS# differential output high time (DBI-Enabled)	tQSH_DBI	min	tCH(abs)-0.045					tCK (avg)	5,6

**Notes**

1. The deterministic component of the total timing. Measurement method tbd.
2. This parameter will be characterized and guaranteed by design.
3. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.
4. tQSL describes the instantaneous differential output low pulse width on DQS\_t - DQS\_c, as it measured the next rising edge from an arbitrary falling edge.
5. tQSH describes the instantaneous differential output high pulse width on DQS\_t - DQS\_c, as it measured the next rising edge from an arbitrary falling edge
6. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

## 8.6. DQ Rx Voltage and Timing Definition

The DQ input receiver mask for voltage and timing is shown in figure below, is applied per pin. The "total" mask ( $V_{dIVW\_total}$ ,  $T_{diVW\_total}$ ) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than TBD. The mask is a receiver property and it is not the valid data-eye.




Figure 175 - DQ Receiver(Rx) mask






Figure 176 - Across pin Vref DQ voltage variation

$V_{cent\_DQ(pin\_mid)}$  is defined as the midpoint between the largest  $V_{cent\_DQ}$  voltage level and the smallest  $V_{cent\_DQ}$  voltage level across all DQ pins for a given DRAM component. Each DQ  $V_{cent}$  is defined by the center, i.e., widest opening, of the cumulative data input eye as depicted in Above Figure. This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.



**Figure 177 - DQ to DQS (tDQS2DQ and tDQDQ) Timings at the DRAM pins referenced from the internal latch**


Figure 178 - DQ TdIPW and SRIN\_dIVW definition (for each input pulse)



Note

1.  $SRIN\_dIVW = VdIVW\_Total / (tr \text{ or } tf)$ , signal must be monotonic within  $tr$  and  $tf$  range.

Figure 179 - DQ VIHL\_AC definition (for each input pulse)



## 9. IDD Measurement

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire extended temperature range. The values described below is the specification for 2ch based measurement.

**Table 120 - LPDDR4 IDD Specification Parameters and Operating Conditions**

Parameter/Condition	Symbol	Power Supply	4266 (x16)	Units	Notes
<b>Operating one bank active-precharge current:</b> tCK = tCKmin; tRC = tRCmin; CKE is HIGH; CS is LOW between valid commands; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD0 <sub>1</sub>	VDD1	7.00	mA	
	IDD0 <sub>2</sub>	VDD2	80.00	mA	
	IDD0 <sub>Q</sub>	VDDQ	2.50	mA	3
<b>Idle power-down standby current:</b> tCK = tCKmin; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD2P <sub>1</sub>	VDD1	1.80	mA	
	IDD2P <sub>2</sub>	VDD2	6.90	mA	
	IDD2P <sub>Q</sub>	VDDQ	0.80	mA	3
<b>Idle power-down standby current with clock stop:</b> CK <sub>t</sub> = LOW, CK <sub>c</sub> = HIGH; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT disabled	IDD2PS <sub>1</sub>	VDD1	1.80	mA	
	IDD2PS <sub>2</sub>	VDD2	6.90	mA	
	IDD2PS <sub>Q</sub>	VDDQ	0.80	mA	3
<b>Idle non power-down standby current:</b> tCK = tCKmin; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable ODT disabled	IDD2N <sub>1</sub>	VDD1	1.80	mA	
	IDD2N <sub>2</sub>	VDD2	37.30	mA	
	IDD2N <sub>Q</sub>	VDDQ	2.50	mA	3
<b>Idle non power-down standby current with clock stopped:</b> CK <sub>t</sub> = LOW; CK <sub>c</sub> = HIGH; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT disabled	IDD2NS <sub>1</sub>	VDD1	1.80	mA	
	IDD2NS <sub>2</sub>	VDD2	31.	mA	
	IDD2NS <sub>Q</sub>	VDDQ	2.50	mA	3
<b>Active power-down standby current:</b> tCK = tCKmin; CKE is LOW; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled	IDD3P <sub>1</sub>	VDD1	3.00	mA	
	IDD3P <sub>2</sub>	VDD2	9.89	mA	
	IDD3P <sub>Q</sub>	VDDQ	0.80	mA	3

Parameter/Condition	Symbol	Power Supply	4266 (x16)	Units	Notes
<b>Active power-down standby current with clock stop:</b> CK_t=LOW, CK_c=HIGH; CKE is LOW; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable ODT disabled	IDD3PS <sub>1</sub>	VDD1	3.00	mA	
	IDD3PS <sub>2</sub>	VDD2	9.88	mA	
	IDD3PS <sub>Q</sub>	VDDQ	0.80	mA	4
<b>Active non-power-down standby current:</b> tCK = tCKmin; CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled	IDD3N <sub>1</sub>	VDD1	3.00	mA	
	IDD3N <sub>2</sub>	VDD2	50.00	mA	
	IDD3N <sub>Q</sub>	VDDQ	2.50	mA	4
<b>Active non-power-down standby current with clock stopped:</b> CK_t=LOW, CK_c=HIGH; CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable ODT disabled	IDD3NS <sub>1</sub>	VDD1	3.00	mA	
	IDD3NS <sub>2</sub>	VDD2	45.00	mA	
	IDD3NS <sub>Q</sub>	VDDQ	2.50	mA	4
<b>Operating burst READ current:</b> tCK = tCKmin; CS is LOW between valid commands; One bank is active; BL = 16 or 32; RL = RL(MIN); CA bus inputs are switching; 50% data change each burst transfer ODT disabled	IDD4R <sub>1</sub>	VDD1	19.61	mA	
	IDD4R <sub>2</sub>	VDD2	481.65	mA	
	IDD4R <sub>Q</sub>	VDDQ	183.54	mA	5
<b>Operating burst WRITE current:</b> tCK = tCKmin; CS is LOW between valid commands; One bank is active; BL = 16 or 32; WL = WLmin; CA bus inputs are switching; 50% data change each burst transfer ODT disabled	IDD4W <sub>1</sub>	VDD1	19.59	mA	
	IDD4W <sub>2</sub>	VDD2	423.02	mA	
	IDD4W <sub>Q</sub>	VDDQ	2.50	mA	4
<b>All-bank REFRESH Burst current:</b> tCK = tCKmin; CKE is HIGH between valid commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5 <sub>1</sub>	VDD1	26.40	mA	
	IDD5 <sub>2</sub>	VDD2	191.81	mA	
	IDD5 <sub>Q</sub>	VDDQ	2.50	mA	4
<b>All-bank REFRESH Average current:</b> tCK = tCKmin; CKE is HIGH between valid commands; tRC = tREFI; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5AB <sub>1</sub>	VDD1	4.00	mA	
	IDD5AB <sub>2</sub>	VDD2	49.00	mA	
	IDD5AB <sub>Q</sub>	VDDQ	2.50	mA	4



Parameter/Condition	Symbol	Power Supply	4266 (x16)	Units	Notes
<b>Per-bank REFRESH Average current:</b> tCK = tCKmin; CKE is HIGH between valid commands; tRC = tREFI/8; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5PB <sub>1</sub>	VDD1	4.00	mA	
	IDD5PB <sub>2</sub>	VDD2	49.00	mA	
	IDD5PB <sub>Q</sub>	VDDQ	2.50	mA	4
<b>Self refresh current (85°C):</b> CK_t=LOW, CK_c=HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6 <sub>1</sub>	VDD1	6.00	mA	6,7,8,10
	IDD6 <sub>2</sub>	VDD2	20.00	mA	6,7,8,10
	IDD6 <sub>Q</sub>	VDDQ	0.80	mA	4,6,7,8,10
<b>Self refresh current (45°C):</b> CK_t=LOW, CK_c=HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6 <sub>1</sub>	VDD1	0.39	mA	6,7,8,10
	IDD6 <sub>2</sub>	VDD2	1.50	mA	6,7,8,10
	IDD6 <sub>Q</sub>	VDDQ	0.10	mA	4,6,7,8,10
<b>Self refresh current (25°C):</b> CK_t=LOW, CK_c=HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6 <sub>1</sub>	VDD1	0.33	mA	6,7,8,10
	IDD6 <sub>2</sub>	VDD2	0.82	mA	6,7,8,10
	IDD6 <sub>Q</sub>	VDDQ	0.10	mA	4,6,7,8,10
<b>Self refresh current (105°C):</b> CK_t=LOW, CK_c=HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6ET <sub>1</sub>	VDD1	6.05	mA	7,8,11
	IDD6ET <sub>2</sub>	VDD2	45.11	mA	7,8,11
	IDD6ET <sub>Q</sub>	VDDQ	0.10	mA	4,7,8,11

#### Notes

- Published IDD values are the maximum of the distribution of the arithmetic mean.
- ODT disabled: MR11[2:0] = 000B.
- IDD current specifications are tested after the device is properly initialized.
- Measured currents are the summation of VDDQ and VDD2.
- Guaranteed by design with output load = 5pF and RON = 40 ohm.
- The 1x Self-Refresh Rate is the rate at which the LPDDR4 device is refreshed internally during Self-Refresh, before going into the elevated Temperature range.
- This is the general definition that applies to full array Self Refresh.
- Supplier datasheets may contain additional Self Refresh IDD values for temperature subranges within the Standard or elevated Temperature Ranges.
- For all IDD measurements, VIHCKE = 0.8 x VDD2, VILCKE = 0.2 x VDD2.
- IDD6 up to 85°C is guaranteed, and it is typical value of the distribution of the arithmetic mean.
- IDD6ET is a typical value, is sampled only, and is not tested.